Abstract:
The invention relates to a 3D electronic module including, in a direction referred to as the vertical direction, a stack (4) of electronic dice (16), each die including at least one chip (1) provided with interconnect pads (10), this stack being attached to an interconnect circuit (2) for the module provided with connection bumps, the pads (10) of each chip being connected by electrical bonding wires (15) to vertical buses (41) that are themselves electrically linked to the interconnect circuit (2) for the module, a bonding wire and the vertical bus to which it is linked forming an electrical conductor between a pad of a chip and the interconnect circuit, characterized in that each electrical bonding wire (15) is linked to its vertical bus (41) by forming, in a vertical plane, an oblique angle (α2) and in that the length of the bonding wire between a pad of a chip of one die and the corresponding vertical bus is different than the length of the bonding wire between one and the same pad of a chip of another die and the corresponding vertical bus, and this is obtained by wiring the bonding wire in a non-rectilinear manner to compensate for the difference in vertical length of the vertical bus from one die to the other, such that the electrical conductor between the pad of a chip of one die and the interconnect circuit, and the electrical conductor between said same pad of a chip of the other die and the interconnect circuit, are the same length.
Abstract:
A 3D electronic module comprises: two electrically tested electronic packages, each comprising at least one encapsulated chip and output balls on a single face of the package, referred to as the main face; two flexible circuits that are mechanically connected to one another, each being associated with a package, and which are positioned between the two packages, each flexible circuit comprising: on one face, first electrical interconnect pads facing the output balls of the associated package; at its end, a portion that is folded over a lateral face of the associated package; second electrical interconnect pads on the opposite face of this folded portion.
Abstract:
A method for collective fabrication of 3D electronic modules comprises: the fabrication of a stack of reconstructed wafers, comprising validated active components, this stack including a redistribution layer; the fabrication of a panel of validated passive printed circuits which comprises: fabrication of a panel of printed circuits, electrical testing of each printed circuit, fitting of the validated printed circuits to an adhesive substrate, molding of the mounted circuits in an electrically insulating resin, called coating resin and polymerization of the resin, removal of the adhesive substrate, a panel comprising only validated printed circuits being thus obtained; bonding the panel with a stack (of reconstructed wafers); cutting the “stack of panel” assembly for the purpose of obtaining the 3D electronic modules.
Abstract:
A method for collective fabrication of 3D electronic modules comprises: the fabrication of a stack of reconstructed wafers, comprising validated active components, this stack including a redistribution layer; the fabrication of a panel of validated passive printed circuits which comprises: fabrication of a panel of printed circuits, electrical testing of each printed circuit, fitting of the validated printed circuits to an adhesive substrate, moulding of the mounted circuits in an electrically insulating resin, called coating resin and polymerization of the resin, removal of the adhesive substrate, a panel comprising only validated printed circuits being thus obtained; bonding the panel with a stack (of reconstructed wafers); cutting the “stack of panel” assembly for the purpose of obtaining the 3D electronic modules.
Abstract in simplified Chinese:准共振降压型直流电压转换器包括输入端口(201),其具有被设计为接收待转换的电压位准的第一端子(202),输出端口(206),其具有被设计成提供转换的电压位准的第一端子(204),第一开关(Qhs),其与该输入端口的该第一端子串联连接以及调节电路(211),其被配置为用于:产生涟波电压(Ond),其依据该第一开关的闭合或打开状态而上升或下降;产生设置点信号(Vcons),其与转换的电压之平均位准与参考电压(Vref)间之差成比例;运行该设置点信号与已添加该涟波电压的该转换的电压位准(Vout)之间的第一比较(210);以及取决于该第一比较的结果,在预定周期(Ton)内于其控制该第一开关的闭合的输出端上产生或不产生启动信号(HS_Cmd)。
Abstract in simplified Chinese:本发明系关于n个三维模块之集体式制造。本发明包含在一个以及厚度es之相同薄平面的包含硅的晶圆(10)上制造一批次n个晶粒i的步骤,以称为测试垫的电性连接垫(20)覆盖在一表面上,并接着以厚度ei的薄电性绝缘层(4)覆盖,该绝缘层形成该绝缘基板并且设置有至少一硅电子组件(11),该硅电子组件包含通过该绝缘层连接于该些测试垫(20)之连接垫(2),该些组件被封装于厚度er之绝树脂(6)中,该绝缘树脂充填该些组件间的空间,接着借由具有一宽度L1及一深度P1之第一沟槽(30)彼此互相分隔使得ei+er
至少一轨(3)、绝缘树脂(6)、和一绝缘层(4)的一合格组件(11'),该些晶粒借由宽度L2之第二沟槽(31)而被分隔,谈些合格组件(11')之连接轨(3)与该些第二沟槽齐平。此步骤,重复k次,接着为堆栈该K晶圆之步骤,在该堆栈的厚度中形成金属化的孔洞,其系意欲将该晶粒连接在一起,以及然后切割该堆栈,以获得该n个三维模块。
Abstract in simplified Chinese:本发明之标的为一种3D电子模块的集体制造之方法,每一个3D电子模块包含至少两个表面可转移并在其操作温度及频率被测试的球栅电子封装的堆栈。该方法包含:-制造重构晶圆的步骤,以下列顺序根据下列子步骤制造每一个重构晶圆:○A1)将该些电子封装以球侧置于第一黏性表层上,○B1)将该些电子封装模封在树脂中并聚合化树脂以获得中级晶圆,○C1)在该中级晶圆相对于该些球之的面上薄化该中级晶圆,○D1)移除该第一黏性表层并将该中级晶圆以相对于该些球的侧置于第二黏性表层上,○E1)在该球侧面上薄化该中级晶圆,○F1)形成球侧重布层,○G1)移除该第二黏性表层获得比该些电子封装的原始厚度更小的厚度之重构晶圆,-在完成该些前述步骤后获得数个重构晶圆,堆栈该些重构晶圆,-切割堆栈的重构晶圆以获得3D模块。