公开(公告)号：HUT57920A

公开(公告)日：1991-12-30

申请号：HU110191

申请日：1991-04-04

Applicant: IBM

Inventor： BLANER BARTHOLOMEW ,  VASSILIADIS STAMATIS ,  EICHEMEYER RICHARD JAMES

IPC: G06F15/00 ,  G06F9/00 ,  G06F9/38 ,  G06F13/38

Abstract: A digital computer system is described capable of processing two or more computer instructions in parallel and having a main memory unit for storing information blocks including the computer instructions includes an instruction compounding unit for analyzing the instructions and adding to each instruction a tag field which indicates whether or not that instruction may be processed in parallel with another neighboring instruction. Tagged instructions are stored in the main memory. The computer system further includes a plurality of functional instruction processing units which operate in parallel with one another. The instructions supplied to the functional units are obtained from the memory by way of a cache storage unit. At instruction issue time, the tag fields of the instructions are examined and those tagged for parallel processing are sent to different ones of the functional units in accordance with the codings of their operation code fields.

公开(公告)号：CS9100936A2

公开(公告)日：1991-12-17

申请号：CS93691

申请日：1991-04-04

Applicant: IBM

Inventor： BLANER BARTHOLOMEW ,  VASSILIADIS STAMATIS

IPC: G06F9/318 ,  G06F9/38 ,  G06F9/30 ,  G06F9/00 ,  G06F12/00

CPC classification number: G06F9/382 ,  G06F9/3017 ,  G06F9/3808 ,  G06F9/3842 ,  G06F9/3853 ,  G06F9/3885

公开(公告)号：CA2040637A1

公开(公告)日：1991-11-05

申请号：CA2040637

申请日：1991-04-17

Applicant: IBM

Inventor： BLANER BARTHOLOMEW ,  VASSILIADIS STAMATIS

IPC: G06F9/38

Abstract: A digital computer system capable of processing two or more computer instructions in parallel and having a cache storage unit for temporarily storing machine-level computer instructions in their journey from a higher-level storage unit of the computer system to the functional units which process the instructions. The computer system includes an instruction compounding unit located intermediate to the higher-level storage unit and the cache storage unit for analyzing the instructions and generating for to each instruction a compounding information which indicates whether or not that instruction may be processed in parallel with one or more neighboring instructions in the instruction stream. These tagged instructions are then stored in the cache unit with the compounding information. The computer system further includes a plurality of functional instruction processing units which operate in parallel with one another. The instructions supplied to these functional units are obtained from the cache storage unit. At instruction issue time, the compounding information for the instructions is examined and those instructions indicated for parallel processing are sent to different ones of the functional units in accordance with the codings of their operation code fields.

公开(公告)号：CA2039640A1

公开(公告)日：1991-11-05

申请号：CA2039640

申请日：1991-04-03

Applicant: IBM

Inventor： VASSILIADIS STAMATIS ,  BLANER BARTHOLOMEW

IPC: G06F9/318 ,  G06F9/38

Abstract: Described is a scalable compound instruction set machine and method which provides for processing a set of instructions or program to be executed by a computer to determine statically which instructions may be combined into compound instructions which are executed in parallel by a scalar machine. Such processing looks for classes of instructions that can be executed in parallel without data-dependent or hardware-dependent interlocks. Without regard to their original sequence the individual instructions are combined with one or more other individual instructions to form a compound instruction which eliminates interlocks. Control information is appended to identify information relevant to the execution of the compound instructions. The result is a stream of scalar instructions compounded or grouped together before instruction decode time so that they are already flagged and identified for selective simultaneous parallel execution by execution units. The compounding does not change the object code results and existing programs realize performance improvements while maintaining compatibility with previously implemented systems for which the original set of instructions was provided.

公开(公告)号：HU911100D0

公开(公告)日：1991-10-28

申请号：HU110091

申请日：1991-04-04

Applicant: IBM

Inventor： BLANER BARTHOLOMEW ,  VASSILIADIS STAMATIS ,  PHILLIPS JAMES EDWARD

IPC: G06F9/00 ,  G01N33/04 ,  G01N33/44 ,  G06F7/575 ,  G06F9/30 ,  G06F9/302 ,  G06F9/38