Abstract:
PURPOSE: A method and a device for checking cyclic redundancy in a communication system are provided to reduce a delay time due to CRC coding and decoding by dividing an input signal into N segments. CONSTITUTION: The power of x is multiplied with each sub message(501,503,505,507). The CRC decoding is performed by adding 0 to the multiplied result(511,513,515). The generated CRC is added to a GF adder. The same result as the CRC about the information message to be transmitted is obtained. The transmission information message is separated into M sub messages. Each CRC of the separated sub messages is obtained. The CRC of the information message to be transmitted is obtained by adding the CRC.
Abstract:
본 발명은 이동통신 시스템에서 채널 복호기에서 반복 복호 정지 장치 및 방법에 관한 것으로, 특히 터보 부호의 반복 복호에 있어 HDA(hard-decision aided)법을 사용함에 있어서, CRC(cyclic redundancy check) 부호화를 통하여 HDA기법에 필요한 메모리를 최소화 할 수 있는 장치 및 방법에 관한 것이다. 본 발명의 실시 예에 따른 방법은 이동통신 시스템에서 반복 복호 정지 방법에 있어서, 수신된 신호를 요소 복호화하여 출력하는 과정과, 상기 요소 복호화된 신호를 경판정하여 출력하는 과정과, 상기 경판정된 신호를 CRC(cyclic redundancy check) 부호화하여 패리티를 출력하는 과정과, 상기 CRC 부호화된 패리티의 동일 여부를 판단하고, 동일 여부에 따라 반복 복호 정지를 결정하는 과정을 포함함을 특징으로 한다. 반복 복호, 경판정, CRC(cyclic redundancy check)
Abstract:
An apparatus and a method for rate dematching in communication system are provided to reduce the delay time to start data rate flow by completing the deinterleaving. The current data inputted in the deinterleaved order, the arrival sequence generator calculates the number of order of data. The error calculator calculates the error by using the arrival sequence and previous error. Hole/repetition decision devices(801,805) determine the kind of current data by using the result previously determined with the error. An output unit processes the current data according to the kinds of data and outputs the result.
Abstract:
An apparatus and method are provided for stopping iterative decoding in a channel decoder of a mobile communication system. Constituent decoding of received signals is performed and decoded signals are output. Hard decision processes for the decoded signals are performed and hard-decided signals are output. The hard-decided signals are cyclic redundancy check (CRC) encoded, and a determination is made as to whether the parities are identical and iterative decoding is stopped according to a determination result.
Abstract:
A hybrid automatic repeat request apparatus using a single port memory in a high data-rate wireless communication system and a memory allocation method thereof are provided to improve a data process rate by reducing process speed lowering caused by a memory clear time. A hybrid automatic repeat request apparatus using a single port memory in a high data-rate wireless communication system includes a plurality of memory banks(310-340), an H-ARQ controller(350), a plurality of registers(301-303), a demultiplexer(360), and a multiplexer(370). The plurality of memory banks(310-340) operates as a buffer for storing H-ARQ bursts which consist of information data(Systematic A,B) and a parity data(Parity Y,W). The H-ARQ controller(350) generally controls the apparatus according to dynamic memory allocation algorithm. The plurality of registers(301-303) stores information for a dynamic memory allocation. The demultiplexer(360) demultiplexes the H-ARG burst inputted for each ACQ channel. The multiplexer(370) multiplexes H-ARQ processed data and outputs the H-ARQ processed data to a decoder.