-
公开(公告)号:KR101976481B1
公开(公告)日:2019-05-10
申请号:KR1020120149897
申请日:2012-12-20
Applicant: 삼성전자주식회사
IPC: H01L21/8238 , H01L21/336 , H01L29/78
-
公开(公告)号:KR101688831B1
公开(公告)日:2016-12-22
申请号:KR1020100031864
申请日:2010-04-07
Applicant: 삼성전자주식회사
CPC classification number: H01L21/823493 , H01L21/823412 , H01L21/823418 , H01L21/823481 , H01L29/0653 , H01L29/0878 , H01L29/1045 , H01L29/1083 , H01L29/1087 , H01L29/66659 , H01L29/7816 , H01L29/7835
Abstract: 반도체집적회로장치의제조방법이제공된다. 반도체집적회로장치의제조방법은제1 농도의제1 도전형의기판을준비하고, 블랭크임플란트(blank implant)를이용하여, 제1 농도보다높은제2 농도의제1 도전형의불순물을포함하는매몰불순물층을형성하고, 매몰불순물층이형성된기판상에에피층을형성하고, 에피층내부또는상부에반도체소자및 소자분리영역을형성하는것을포함한다.
Abstract translation: 一种半导体集成电路器件和半导体集成电路器件的制造方法,该方法包括:制备包括第一导电型杂质的第一导电型衬底,使得第一导电型衬底具有第一杂质浓度; 使用空白注入形成掩埋杂质层,使得所述掩埋杂质层包括第一导电型杂质并且具有高于所述第一杂质浓度的第二杂质浓度; 在其上具有掩埋杂质层的衬底上形成外延层; 以及在外延层中或外延层上形成半导体器件和器件隔离区。
-
公开(公告)号:KR1020110112642A
公开(公告)日:2011-10-13
申请号:KR1020100031864
申请日:2010-04-07
Applicant: 삼성전자주식회사
CPC classification number: H01L21/823493 , H01L21/823412 , H01L21/823418 , H01L21/823481 , H01L29/0653 , H01L29/0878 , H01L29/1045 , H01L29/1083 , H01L29/1087 , H01L29/66659 , H01L29/7816 , H01L29/7835
Abstract: 반도체 집적회로 장치의 제조방법이 제공된다. 반도체 집적회로 장치의 제조방법은 제1 농도의 제1 도전형의 기판을 준비하고, 블랭크 임플란트(blank implant)를 이용하여, 제1 농도보다 높은 제2 농도의 제1 도전형의 불순물을 포함하는 매몰 불순물층을 형성하고, 매몰 불순물층이 형성된 기판 상에 에피층을 형성하고, 에피층 내부 또는 상부에 반도체 소자 및 소자 분리 영역을 형성하는 것을 포함한다.
Abstract translation: 一种半导体集成电路器件和半导体集成电路器件的制造方法,该方法包括:制备包括第一导电型杂质的第一导电型衬底,使得第一导电型衬底具有第一杂质浓度; 使用空白注入形成掩埋杂质层,使得所述掩埋杂质层包括第一导电型杂质并且具有高于所述第一杂质浓度的第二杂质浓度; 在其上具有掩埋杂质层的衬底上形成外延层; 以及在外延层中或外延层上形成半导体器件和器件隔离区。
-
公开(公告)号:KR1020140091787A
公开(公告)日:2014-07-23
申请号:KR1020120149897
申请日:2012-12-20
Applicant: 삼성전자주식회사
IPC: H01L21/8238 , H01L21/336 , H01L29/78
CPC classification number: H01L27/092 , H01L21/823807 , H01L21/823814 , H01L21/823842 , H01L29/0692 , H01L29/0847 , H01L29/086 , H01L29/1045 , H01L29/4983 , H01L29/66659 , H01L29/7816 , H01L29/7835
Abstract: Provided are a semiconductor device and a method for fabricating the same. The semiconductor device comprises a semiconductor substrate; a drain region which is located in the semiconductor substrate; a body region which is located in the semiconductor substrate and is separated from the drain region; a source region which is located in the body region; and a gate pattern which includes a first gate which is formed on the semiconductor substrate and is adjacent to the source region and a second gate which is adjacent to the drain region. The gate pattern includes a first conductive dopant. The concentration of the first conductive dopant in the first gate is higher than the concentration of the first conductive dopant in the second gate.
Abstract translation: 提供一种半导体器件及其制造方法。 半导体器件包括半导体衬底; 位于所述半导体衬底中的漏区; 身体区域,其位于所述半导体衬底中并与所述漏极区域分离; 源区域,其位于身体区域中; 以及栅极图案,其包括形成在所述半导体衬底上并且与所述源极区域相邻的第一栅极和与所述漏极区域相邻的第二栅极。 栅极图案包括第一导电掺杂剂。 第一栅极中的第一导电掺杂剂的浓度高于第二栅极中的第一导电掺杂剂的浓度。
-
公开(公告)号:KR1020080070207A
公开(公告)日:2008-07-30
申请号:KR1020070007918
申请日:2007-01-25
Applicant: 삼성전자주식회사
IPC: H01L21/336
Abstract: A semiconductor device is provided to form a second silicon layer pattern which is doped with the same as a first silicon layer pattern so as to preclude junction leakage from the metal silicide layer pattern to the semiconductor substrate even if the width of the metal silicide layer pattern is narrow. A semiconductor device comprises a first conductive type semiconductor substrate(400), a plurality of STI(Shallow Trench Isolation) regions(100), a metal silicide layer pattern(200), a first silicon layer pattern(300), and a second silicon layer pattern(350). The STI regions are filled with an insulating layer. The metal silicide layer pattern is placed between the STI regions. The first silicon layer pattern is formed below the metal silicide layer pattern. The second silicon layer pattern is formed below the first silicon layer pattern. A lower surface of the second silicon layer pattern is higher than a lower surface of the STI region.
Abstract translation: 提供半导体器件以形成第二硅层图案,其掺杂有与第一硅层图案相同的第二硅层图案,以便防止金属硅化物层图案到半导体基板的结泄漏,即使金属硅化物层图案的宽度 狭窄。 半导体器件包括第一导电类型半导体衬底(400),多个STI(浅沟槽隔离)区域(100),金属硅化物层图案(200),第一硅层图案(300)和第二硅 层图案(350)。 STI区填充有绝缘层。 金属硅化物层图案放置在STI区域之间。 第一硅层图案形成在金属硅化物层图案下方。 第二硅层图案形成在第一硅层图案下方。 第二硅层图案的下表面高于STI区域的下表面。
-
-
-
-