LATCH CIRCUIT, APPARATUS FOR CONTROL OF RECEPTION OF DATA, METHOD FOR DELAY OF LATCHING AND METHOD FOR STOP OF RECEPTION OF PRECHARGING VALUE

    公开(公告)号:JPH0715291A

    公开(公告)日:1995-01-17

    申请号:JP233194

    申请日:1994-01-14

    Abstract: PURPOSE: To remove precharge rippling, and to remove a noise by providing a latch circuit for delaying the latching of data from a bus to a receiving circuit. CONSTITUTION: Data from a pre-charged data bus are transmitted to a data line 4, and the input of a latch 20 is connected with the data line 4, and the output of the latch 20 is connected with the receiving circuit of an asynchronizing circuit 22. The gate of the latch 20 is connected with the output of a structure for activating latch, and a pre-charge value is not transmitted from the pre-charged bus to the asynchronizing circuit 22. The activating structure includes an AND gate 32, and this is provided with input lines 34 and 36 and an output. At that time, inverted DATA VALID signal and DATA CLOCK signal are received by the AND gate 32, and the output is turned into an H level only when the pre-charged bus is operated with a data drive phase, and the data are driven by the precharged bus. Therefore, the latch 20 is not activated until the data are driven by the precharged bus.

Patent Agency Ranking