Flip-chip interconnect with increased current-carrying capability
    5.
    发明公开
    Flip-chip interconnect with increased current-carrying capability 有权
    Flip-Chip Verbindung mit verbesserter Strombelastbarkeit

    公开(公告)号:EP1487016A2

    公开(公告)日:2004-12-15

    申请号:EP04076664.4

    申请日:2004-06-04

    Abstract: A metal runner that improves the current-carrying capability of solder bumps used to electrically connect a surface-mount circuit device to a substrate. The runner comprises at least one leg portion and a pad portion, with the pad portion having a continuous region and a plurality of separate electrical paths leading to and from the continuous region. The electrical paths are delineated in the pad portion by nonconductive regions defined in the pad portion, with at least some of the nonconductive regions extending into the leg portion. The multiple electrical paths split the current flow to and from the solder bump, distributing the current around the perimeter of the solder bump in a manner that reduces current density in regions of the solder bump where electromigration is most likely.

    Abstract translation: 金属流道,其提高用于将表面安装电路器件电连接到衬底的焊料凸块的载流能力。 流道包括至少一个支腿部分和垫部分,其中该焊盘部分具有连续区域和连续区域的多个分开的电路径。 电路通过限定在焊盘部分中的非导电区域在焊盘部分中描绘,其中至少一些非导电区域延伸到脚部分中。 多个电路径将电流流向和从焊料凸块分开,以以减少焊料凸块的电迁移最可能的区域中的电流密度的方式分布焊料凸块周边的电流。

Patent Agency Ranking