Abstract:
The present subject matter relates to methods and compositions for identifying soybean plants that having increased Phytophthora root and stem rot resistance. The methods use molecular markers to identify and to select plants with increased Phytophthora root and stem rot resistance or to identify and deselect plants with decreased Phytophthora root and stem rot resistance. Soybean plants generated by the methods disclosed are also a feature of the present subject matter.
Abstract:
ION SOURCE CLEANING IN SEMICONDUCTOR PROCESSING SYSTEMSCleaning of an ion implantation system or components thereof, utilizing a reactive cleaning reagent enabling growth/etching of the filament in an ion source of the arc chamber, by appropriate control of temperature in the arc chamber to effect the desired filament growth or alternative filament etching. Also described is the use of reactive gases such as XeFx, WFx, AsFx, PFx and TaFx, wherein x has a stoichioimetrically appropriate value or range of values, for cleaning regions of ion implanters, or components of implanters, in in situ or ex situ cleaning arrangements, under ambient temperature, elevated temperature or plasma conditions. Among specific reactive cleaning agents, BrF3 is described as useful for cleaning ion implant systems or component(s) thereof, in in situ or ex situ cleaning arrangements. Also described is a method of cleaning the forelines of an ion implant system for at least partial removal of ionization-related deposit from said forelines, comprising contacting said forelines with a cleaning gas wherein said cleaning gas is chemically reactive with said deposit. Also described is a method of improving the performance and extending the lifetime of an ion implant system, comprising contacting the cathode with a gas mixture.[ No Suitable Figure ]
Abstract:
A memory protection device and a computer comprising the protection device are disclosed. The memory protection device comprises insulated heat conduction strips, which are mounted on the tops of the slot arms of the both sides of the memory connecting base and cover the heat conduction holes of the slot arms.
Abstract:
A cleaning composition and process for cleaning post-chemical mechanical polishing (CMP) residue and contaminants from a microelectronic device having said residue and contaminants thereon. The cleaning compositions include novel corrosion inhibitors. The composition achieves highly efficacious cleaning of the post-CMP residue and contaminant material from the surface of the microelectronic device without compromising the low-k dielectric material or the copper interconnect material.
Abstract:
Cleaning of an ion implantation system or components thereof, utilizing a reactive cleaning reagent enabling growth/etching of the filament in an ion source of the arc chamber, by appropriate control of temperature in the arc chamber to effect the desired filament growth or alternative filament etching. Also described is the use of reactive gases such as XeFx, WFx, AsFx, PFx and TaFx, wherein x has a stoichioimetrically appropriate value or range of values, for cleaning regions of ion implanters, or components of implanters, in in situ or ex situ cleaning arrangements, under ambient temperature, elevated temperature or plasma conditions. Among specific reactive cleaning agents, BrF3 is described as useful for cleaning ion implant systems or component(s) thereof, in in situ or ex situ cleaning arrangements. Also described is a method of cleaning the forelines of an ion implant system for at least partial removal of ionization-related deposit from said forelines, comprising contacting said forelines with a cleaning gas wherein said cleaning gas is chemically reactive with said deposit. Also described is a method of improving the performance and extending the lifetime of an ion implant system, comprising contacting the cathode with a gas mixture.
Abstract:
A delay-lock loop receives an input clock signal from the output of a programmable divider that receives a reference clock signal. The delay-lock loop includes a voltage-controlled delay line generating a plurality of delayed clock signals having different phases. A plurality of the delayed clock signals are combined to generate a plurality of output signals. During an initialization period, an initialization circuit sets the delay of the delay line to a minimum delay value and then compares this delay value to the period of the input clock signal. Based on this comparison, the initialization circuit programs the programmable divider and adjusts the number of delayed clock signals combined to generate the output signals. More specifically, as the frequency of the reference clock signal increases, the divider is programmed to divide by a greater number, and a larger number of delay clock signals are combined to generate the output signals.