中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

4 records (took 0.017 seconds)

    Toroidal interconnection system
    1.
    发明授权
    Toroidal interconnection system 失效
    TOROIDAL互连系统

    公开(公告)号：US3748647A

    公开(公告)日：1973-07-24

    申请号：US3748647D

    申请日：1971-06-30

    Applicant: IBM

    Inventor： ASHANY R ,  LINDQUIST A

    IPC: G06F13/42 ,  G06F15/173 ,  G06F15/16

    CPC classification number: G06F15/17337 ,  G06F13/4213

    Abstract: Units of a data processing system intercommunicate on ring connections of shift registers. A message placed in one shift register stage is advanced from stage to stage until it is removed at a destination stage or at an intermediate stage. Several rings are interconnected in a toroidal arrangement so that a message can be transferred at an intermediate stage from one ring to an adjacent ring. Logic is provided for advantageously routing the message between the initial stage and the destination stage.

    Abstract translation: 数据处理系统的单元在移位寄存器的环形连接上相互通信。 放置在一个移位寄存器阶段的消息从一个阶段提前到另一个阶段，直到在目标阶段或中间阶段被移除。 几个环以环形布置互连，使得消息可以在中间阶段从一个环转移到相邻的环。 逻辑被提供用于在初始阶段和目的地阶段之间有利地路由消息。

    Shift register interconnection system
    2.
    发明授权
    Shift register interconnection system 失效
    移位寄存器互连系统

    公开(公告)号：US3735362A

    公开(公告)日：1973-05-22

    申请号：US3735362D

    申请日：1971-09-22

    Applicant: IBM

    Inventor： ASHANY R ,  AUDRETSCH L ,  PISTERZI M

    IPC: G06F13/42 ,  H04L12/46 ,  G06F13/00

    CPC classification number: G06F13/4213 ,  H04L12/4637

    Abstract: Units of a data processing system communicate on a ring connection of shift register stages. The number of stages in a shift register is made small to avoid the delays that accompany the long data paths of a large ring system. Interconnecting stages are provided to direct a message on a first ring to a second ring according to an address contained in the message. Several useful configurations are disclosed. With this arrangement, a system of small rings can be expanded without correspondingly lengthening the average time for transmitting a message in the system.

    Abstract translation: 数据处理系统的单元在移位寄存器级的环形连接上进行通信。 移位寄存器中的级数很小，以避免伴随大环系统的长数据路径的延迟。 提供互连级以根据消息中包含的地址将第一环上的消息引导到第二环。 公开了几种有用的构造。 利用这种布置，可以扩展小环的系统，而不会相应地延长在系统中传送消息的平均时间。

Patent Agency Ranking