METHOD OF PREVENTING BRIDGING BETWEEN POLYCRYSTALLINE MICRO-SCALE FEATURES
    1.
    发明申请
    METHOD OF PREVENTING BRIDGING BETWEEN POLYCRYSTALLINE MICRO-SCALE FEATURES 审中-公开
    防止多晶微尺度特征之间桥接的方法

    公开(公告)号:WO0173841A2

    公开(公告)日:2001-10-04

    申请号:PCT/EP0102797

    申请日:2001-03-13

    Abstract: A method of preventing or at least reducing the likelihood of bridging (20) between adjacent micro-scale polycrystalline structures, and particularly to reducing electrical shorting between adjacent metallization lines of a microcircuit. The method generally entails forming a multilayer structure that comprises a polycrystalline layer (12) and at least one constraining layer (14), and then patterning the multilayer structure to yield a first line (16) and a second line (18) that is narrower in width than the first line. The first line has a patterned edge (24) that is spaced apart from a patterned edge (26) of the second line, so that the first and second lines are electrically insulated from each other. One or more features associated with the first line are then formed that prevent bridging between the first and second lines if excessive lateral grain growth subsequently occurs along the patterned edge of the first line.

    Abstract translation: 防止或至少降低在相邻微尺度多晶结构之间桥接(20)的可能性的方法,特别是减少微电路的相邻金属化线之间的电短路的方法。 该方法通常需要形成包括多晶层(12)和至少一个约束层(14)的多层结构,然后构图多层结构以产生更窄的第一线(16)和第二线(18) 宽度比第一行。 第一线具有与第二线的图案化边缘(26)间隔开的图案化边缘(24),使得第一和第二线路彼此电绝缘。 然后形成与第一线相关联的一个或多个特征,如果沿着第一线的图案化边缘发生过多的横向晶粒生长,则防止第一和第二线之间的桥接。

Patent Agency Ranking