公开(公告)号：CA1191615A

公开(公告)日：1985-08-06

申请号：CA429597

申请日：1983-06-03

Applicant: IBM

Inventor： CHILINSKI HERBERT ,  GETZLAFF KLAUS J ,  HAJDU JOHANN ,  RAETH FRANZ J

IPC: G06F9/22 ,  G06F9/26 ,  G06F9/30 ,  G06F9/318

Abstract: ARRANGEMENT IN THE INSTRUCTION UNIT OF A MICROPROGRAM-CONTROLLED PROCESSOR FOR THE DIRECT HARDWARE-CONTROLLED EXECUTION OF PARTICULAR INSTRUCTIONS In a microprogram-controlled processor, having an additional operating mode in which particular functions can be executed under direct hardware control, a mode latch is provided signalizing the instruction decoder whether micro program instructions or directly controlled macro instructions are to be executed. The microprogram instructions are executed in the usual manner. For the execution of the directly controlled macro instructions, the control storage of the processor is not required for supplying micro instructions. Instead, this storage with the operation decoder as an address supplies one or several hardware control words. The hardware control words consist of individual control bits, each of which directly controls one hardware function.