SYSTEM AND METHOD FOR DISPLAYING TRIMMED SURFACES USING BITPLANE MASKING

    公开(公告)号:CA2052767A1

    公开(公告)日:1992-05-16

    申请号:CA2052767

    申请日:1991-10-04

    Applicant: IBM

    Abstract: AT9-90-053 SYSTEM AND METHOD FOR DISPLAYING TRIMMED SURFACES USING BITPLANE MASKING A system and method is provided for displaying trimmed surfaces on a computer graphics system. The present invention tessellates a three-dimensional surface into triangles and determines whether a trimming curve intersects any triangles. If an intersection occurs, a polygon trimming mask is formed by performing an exclusive OR operation and rendering the polygon into a mask plane. The XOR operation sets the bits in the mask plane corresponding to the trimming mask to logical 1. The rendering hardware then compares the bits in the mask plane with the bits in the frame buffer and draws those pixels which correspond to the bits set to 1 in the mask plane. Since, the trimming mask is a polygon the rendering hardware can perform shading, or lighting calculations using values for points which are contained on the tessellated triangle. In this manner, consistent lighting of a trimmed surface can be achieved. Additionally, the present invention provides for the formation of multiple trimming masks when multiple trimming curves intersect a tessellated triangle. The multiple trimming masks are sequentially XORed into the mask plane and the corresponding pixels are then drawn.

    SELECTIVE CONTROL OF WINDOW RELATED OVERLAYS AND UNDERLAYS

    公开(公告)号:CA2053988C

    公开(公告)日:1995-12-12

    申请号:CA2053988

    申请日:1991-10-22

    Applicant: IBM

    Abstract: Apparatus and methods for selectively controlling by window the number of overlay planes, the number of overlay palettes, and the overlay/underlay plane masks in a graphics video display system. A logic/multiplex control translates overlay and underlay data patterns from a multiple plane VRAM, referenced to the graphics system frame buffer, into window specific patterns. The window related translation is conveyed to conventional RAMDACs for raster scan synchronized digital-to-analog conversion. The translation as provided by the controller is responsive to data selectively and dynamically written into a random access memory, thus providing translation of overlay/underlay data into window distinct and selective overlay/underlay palette functions.

    SELECTIVE CONTROL OF WINDOW RELATED EVERLAYS AND UNDERLAYS

    公开(公告)号:SK46493A3

    公开(公告)日:1993-09-09

    申请号:SK46493

    申请日:1991-10-29

    Applicant: IBM

    Abstract: A video display system selectively controls by window the number of overlay planes, the number of overlay palettes, and the overlay/underlay plane masks in a graphics display. A logic/multiplex control 13, 11 translates overlay and underlay data patterns from a multiple plane VRAM 12, referenced to the graphics system frame buffer 9, into window specific patterns. The window related translation is conveyed to conventional RAMDACs 11 for raster scan synchronized digital-to-analog conversion. The translation as provided by the controller is responsive to data selectively and dynamicaliy written into a random access memory 14, thus providing translation of overlay/underlay data into window distinct and selective overlay/underlay palette functions.

    METHOD OF AND APPARATUS FOR GENERATING IMAGES IN A CTR DISPAY UNIT

    公开(公告)号:PL167318B1

    公开(公告)日:1995-08-31

    申请号:PL29893791

    申请日:1991-10-29

    Applicant: IBM

    Abstract: A video display system selectively controls by window the number of overlay planes, the number of overlay palettes, and the overlay/underlay plane masks in a graphics display. A logic/multiplex control 13, 11 translates overlay and underlay data patterns from a multiple plane VRAM 12, referenced to the graphics system frame buffer 9, into window specific patterns. The window related translation is conveyed to conventional RAMDACs 11 for raster scan synchronized digital-to-analog conversion. The translation as provided by the controller is responsive to data selectively and dynamicaliy written into a random access memory 14, thus providing translation of overlay/underlay data into window distinct and selective overlay/underlay palette functions.

    DYNAMIC LOAD BALANCING FOR A MULTIPROCESSOR PIPELINE

    公开(公告)号:CA2067576C

    公开(公告)日:1998-04-14

    申请号:CA2067576

    申请日:1992-04-29

    Applicant: IBM

    Abstract: An apparatus for processing high level instructions including a plurality of processing units, means for generating a plurality of instructions to perform said high level instructions, and means for dynamically organizing said generated instructions into at least one group, each group including at least one instruction to be processed by one of said processing units. In addition, a method of processing high level instructions by a plurality of processing units including generating a plurality of instructions to perform said high level instructions, and dynamically organizing said generated instructions into at least one group, each group including at least one instruction to be processed by one of said processing units.

    SELECTIVE CONTROL OF WINDOW RELATED OVERLAYS AND UNDERLAYS

    公开(公告)号:CA2053988A1

    公开(公告)日:1992-05-16

    申请号:CA2053988

    申请日:1991-10-22

    Applicant: IBM

    Abstract: A video display system selectively controls by window the number of overlay planes, the number of overlay palettes, and the overlay/underlay plane masks in a graphics display. A logic/multiplex control 13, 11 translates overlay and underlay data patterns from a multiple plane VRAM 12, referenced to the graphics system frame buffer 9, into window specific patterns. The window related translation is conveyed to conventional RAMDACs 11 for raster scan synchronized digital-to-analog conversion. The translation as provided by the controller is responsive to data selectively and dynamicaliy written into a random access memory 14, thus providing translation of overlay/underlay data into window distinct and selective overlay/underlay palette functions.

Patent Agency Ranking