Abstract:
PROBLEM TO BE SOLVED: To increase density of a resistive memory composed of a phase transition material by reducing physical size while storing a multi-value of ternary or more. SOLUTION: The memory includes a first bipolar transistor, a first bit line, and a first resistive memory element coupled between a collector of the first bipolar transistor and the first bit line. The memory includes a second bit line, a second resistive memory element coupled between an emitter of the first bipolar transistor and the second bit line, and a word line coupled to a base of the first bipolar transistor. COPYRIGHT: (C)2009,JPO&INPIT
Abstract:
Disclosed is a bipolar transistor (10) . By optimizing the layout, the product of the base collector capacity and the resistance of the collector can be reduced, thereby improving decisive transistor parameters. The bipolar transistor (10) comprises an emitter (E) (20) which is composed of several emitter elements (22,25, 26), several base contacts (B) (40,41) and several collector contacts (C) (50), said elements being used to form transistor layouts arranged according to a certain order. According to the invention, the emitter (20) has at least one closed configuration (21). The at least one emitter configuration (21) defines at least one inner emitter area (27) which can be subdivided into several partial areas (28). At least one of the base contacts (41) is arranged inside (27) the emitter. At least one other base contact (40) and the collector contacts (50) are arranged outside the emitter configuration (21).
Abstract:
Bauelement (100), umfassend: einen Halbleiterchip (10), der ein Halbleitersubstrat (21) und eine ringförmige Metallstruktur (11) umfasst, die sich entlang einer Außenlinie (12) einer ersten Hauptoberfläche (13) des Halbleiterchips (10) erstreckt, wobei die ringförmige Metallstruktur (11) mehrere übereinander angeordnete und durch Vias miteinander gekoppelte Metallschichten umfasst, wobei die unterste Metallschicht über ein Via an das Halbleitersubstrat (21) gekoppelt ist, einen Kapselungskörper (14), der den Halbleiterchip (10) kapselt und eine zweite Hauptoberfläche (15) definiert, und ein Array von externen Kontaktpads (16), die an der zweiten Hauptoberfläche (15) des Kapselungskörpers (14) befestigt sind, wobei mindestens ein externes Kontaktpad (16) des Arrays von externen Kontaktpads (16) über eine oberhalb des Halbleiterchips (10) angeordnete Metallschicht (18) elektrisch an die oberste Metallschicht der ringförmigen Metallstruktur (11) gekoppelt ist.
Abstract:
A bipolar transistor is provided in which the product of base-collector capacitance and collector resistance can be reduced through a layout optimization, which leads to an improvement of the critical transistor parameters. The bipolar transistor has an emitter formed from a plurality of emitter elements, a plurality of base contacts and a plurality of collector contacts, these elements being provided in a specific arrangement with respect to one another for the formation of the transistor layout. The invention provides for the emitter to have at least one closed emitter configuration, the at least one emitter configuration bounding at least one emitter inner space, which can in turn be divided into a plurality of partial spaces. At least one of the base contacts is arranged in the emitter inner space, while at least one other base contact and the collector contacts are arranged outside the emitter configuration.
Abstract:
Disclosed is a bipolar transistor (10) . By optimizing the layout, the product of the base collector capacity and the resistance of the collector can be reduced, thereby improving decisive transistor parameters. The bipolar transistor (10) comprises an emitter (E) (20) which is composed of several emitter elements (22,25, 26), several base contacts (B) (40,41) and several collector contacts (C) (50), said elements being used to form transistor layouts arranged according to a certain order. According to the invention, the emitter (20) has at least one closed configuration (21). The at least one emitter configuration (21) defines at least one inner emitter area (27) which can be subdivided into several partial areas (28). At least one of the base contacts (41) is arranged inside (27) the emitter. At least one other base contact (40) and the collector contacts (50) are arranged outside the emitter configuration (21).
Abstract:
A bipolar transistor is provided in which the product of base-collector capacitance and collector resistance can be reduced through a layout optimization, which leads to an improvement of the critical transistor parameters. The bipolar transistor has an emitter formed from a plurality of emitter elements, a plurality of base contacts and a plurality of collector contacts, these elements being provided in a specific arrangement with respect to one another for the formation of the transistor layout. The invention provides for the emitter to have at least one closed emitter configuration, the at least one emitter configuration bounding at least one emitter inner space, which can in turn be divided into a plurality of partial spaces. At least one of the base contacts is arranged in the emitter inner space, while at least one other base contact and the collector contacts are arranged outside the emitter configuration.