METHOD AND CIRCUIT FOR GENERATING ADDRESSES OF PSEUDO-RANDOM INTERLEAVERS OR DEINTERLEAVERS
    1.
    发明申请
    METHOD AND CIRCUIT FOR GENERATING ADDRESSES OF PSEUDO-RANDOM INTERLEAVERS OR DEINTERLEAVERS 审中-公开
    方法与电路地址产生伪随机的或交织-DEINTERLEAVERN

    公开(公告)号:WO2004073167A3

    公开(公告)日:2006-02-02

    申请号:PCT/DE2004000167

    申请日:2004-02-03

    Abstract: According to the invention, a pair of coordinates (c1, r1) of a rectangular matrix is calculated for a certain index k of an interleaved or deinterleaved sequence of symbols. Said pair of coordinates is corrected so as to take into account fillers in the rectangular matrix. A transformed pair of coordinates (c6, r6) is determined for the corrected pair of coordinates (c4, r5) by means of a matrix coordinate transformation (T1) process. A valid interleaving address or deinterleaving address I (k) is then calculated from the transformed pair of coordinates (c6, r6) at a timing step k.

    Abstract translation: 在某个索引锁定或交错码元序列中的k的方阵的一对坐标(C1,R1)进行计算。 坐标对被校正以考虑填充字符的矩形矩阵。 它是一个变换通过执行计算校正后的坐标对的矩阵的坐标变换(T1)坐标对(C6,R6)(,R5 C4)。 随后的时间步骤k从转化的坐标对(C6,R6)的计算有效的交织或解交织地址I(K)。

    2.
    发明专利
    未知

    公开(公告)号:DE102008056602A1

    公开(公告)日:2009-05-20

    申请号:DE102008056602

    申请日:2008-11-10

    Abstract: A method for detection of a control channel includes receiving data transmitted via the control channel. A control channel receive quality is estimated based on a metric difference between a metric of a known final trellis state and a minimum metric amongst the metrics of the trellis states based on the received data. It is decided whether or not to detect the control channel depending on the estimated control channel receive quality.

    4.
    发明专利
    未知

    公开(公告)号:DE10310812A1

    公开(公告)日:2004-10-28

    申请号:DE10310812

    申请日:2003-03-12

    Abstract: A decoding apparatus includes at least one decoder both for a turbo-decoding and for a Viterbi decoding, at least one first data path for the Viterbi decoding of a convolution code, at least one second data path for the decoding of a turbo code, and a common memory having a multiplicity of individual memory areas. It is possible to allocate at least one memory area both through the first data path in the Viterbi mode and through the second data path in the turbo mode. The invention also includes a trellis processor and a method for operating a decoding apparatus in which at least parts of the first data path and of the second data path can be utilized jointly both for the turbo decoding and for the Viterbi decoding.

    5.
    发明专利
    未知

    公开(公告)号:DE10238841B4

    公开(公告)日:2010-01-28

    申请号:DE10238841

    申请日:2002-08-23

    Abstract: Depending on the sequence of the decoded payload signal bits (am1, . . . , amA) and redundancy checking bits (pm1, . . . , pmL) which are produced by the Viterbi traceback, either some of these bits are inserted by means of a distribution device (1) from the front into a linear feedback shift register (10), or some of these bits are inserted by means of the distribution device (1) from the rear into a linear feedback shift register (10), or all of them are inserted into a linear feedback shift register (20) from the rear with the allocated coefficients being unchanged, or all of them are inserted into a shift register from the front with the allocated coefficients being inverted. This allows a redundancy checking process to be carried out on a transmitted data block in the shift register (10; 20) without temporary storage of the bits produced by the decoding process.

    8.
    发明专利
    未知

    公开(公告)号:DE10238841A1

    公开(公告)日:2004-03-11

    申请号:DE10238841

    申请日:2002-08-23

    Abstract: Depending on the sequence of the decoded payload signal bits (am1, . . . , amA) and redundancy checking bits (pm1, . . . , pmL) which are produced by the Viterbi traceback, either some of these bits are inserted by means of a distribution device (1) from the front into a linear feedback shift register (10), or some of these bits are inserted by means of the distribution device (1) from the rear into a linear feedback shift register (10), or all of them are inserted into a linear feedback shift register (20) from the rear with the allocated coefficients being unchanged, or all of them are inserted into a shift register from the front with the allocated coefficients being inverted. This allows a redundancy checking process to be carried out on a transmitted data block in the shift register (10; 20) without temporary storage of the bits produced by the decoding process.

    10.
    发明专利
    未知

    公开(公告)号:DE10310812B4

    公开(公告)日:2007-11-22

    申请号:DE10310812

    申请日:2003-03-12

    Abstract: A decoding apparatus includes at least one decoder both for a turbo-decoding and for a Viterbi decoding, at least one first data path for the Viterbi decoding of a convolution code, at least one second data path for the decoding of a turbo code, and a common memory having a multiplicity of individual memory areas. It is possible to allocate at least one memory area both through the first data path in the Viterbi mode and through the second data path in the turbo mode. The invention also includes a trellis processor and a method for operating a decoding apparatus in which at least parts of the first data path and of the second data path can be utilized jointly both for the turbo decoding and for the Viterbi decoding.

Patent Agency Ranking