3.
    发明专利
    未知

    公开(公告)号:DE10139099A1

    公开(公告)日:2003-02-27

    申请号:DE10139099

    申请日:2001-08-09

    Abstract: The carry-ripple adder has 4 inputs (10,11,12,13) for reception of 4 input bits to be summated with the same weighting, 2 further inputs (C10,C11) for opposing entry of carry bits of the weighting, an output (S) for a sum bit of the weighting and 2 outputs (C0,C1) for 2 carry bits of twice and 4 times the weighting. An Independent claim for a carry-accelerated adder is also included.

    7.
    发明专利
    未知

    公开(公告)号:DE10139099C2

    公开(公告)日:2003-06-18

    申请号:DE10139099

    申请日:2001-08-09

    Abstract: The carry-ripple adder has 4 inputs (10,11,12,13) for reception of 4 input bits to be summated with the same weighting, 2 further inputs (C10,C11) for opposing entry of carry bits of the weighting, an output (S) for a sum bit of the weighting and 2 outputs (C0,C1) for 2 carry bits of twice and 4 times the weighting. An Independent claim for a carry-accelerated adder is also included.

Patent Agency Ranking