-
公开(公告)号:US12217175B2
公开(公告)日:2025-02-04
申请号:US17560025
申请日:2021-12-22
Applicant: Intel Corporation
Inventor: Rajesh Poornachandran , Vincent Zimmer
IPC: G06F9/46 , G06F9/38 , G06F9/455 , G06F9/48 , G06F9/50 , G06F21/54 , G06N3/042 , G06N3/063 , G06N3/08
Abstract: Methods, apparatus, and articles of manufacture to conditionally activate a big core in a computing system are disclosed. An example apparatus including instructions stored in the apparatus; and processor circuitry to execute the instructions to: in response to a request to operate two or more processing devices as a single processing device, determine whether the two or more processing devices are available and capable of executing instructions according to the request; when the two or more processing devices are available and capable: split the instructions into first sub-instructions and second sub-instructions; provide (a) the first sub-instructions to a first processing device of the two or more processing devices and (b) the second sub-instructions to a second processing device of the two or more processing devices; and generate an output by combining a first output of the first processing device and a second output of the second processing device.
-
公开(公告)号:US20240273120A1
公开(公告)日:2024-08-15
申请号:US18605604
申请日:2024-03-14
Applicant: Intel Corporation
Inventor: Francesc Guim Bernat , Karthik Kumar , Akhilesh S. Thyagaturu , Marcos Carranza , Rajesh Poornachandran
CPC classification number: G06F16/285 , G06F21/602
Abstract: Systems, apparatuses and methods include technology that identifies first data that is autonomously generated, where the first data is associated with a first source. The technology may further determine that the first data is to be marked with an indication that the first data is associated with the first source, generate an identifier associated with the first data based on the first data being determined to be marked, where the identifier indicates that the first data is associated with the first source, and store the identifier to an entry in a storage that is remotely accessible.
-
公开(公告)号:US12056906B2
公开(公告)日:2024-08-06
申请号:US18466141
申请日:2023-09-13
Applicant: Intel Corporation
Inventor: Joydeep Ray , Ben Ashbaugh , Prasoonkumar Surti , Pradeep Ramani , Rama Harihara , Jerin C. Justin , Jing Huang , Xiaoming Cui , Timothy B. Costa , Ting Gong , Elmoustapha Ould-ahmed-vall , Kumar Balasubramanian , Anil Thomas , Oguz H. Elibol , Jayaram Bobba , Guozhong Zhuang , Bhavani Subramanian , Gokce Keskin , Chandrasekaran Sakthivel , Rajesh Poornachandran
CPC classification number: G06T9/002 , G06F12/023 , G06T15/005 , G06F2212/302 , G06F2212/401
Abstract: Embodiments are generally directed to compression in machine learning and deep learning processing. An embodiment of an apparatus for compression of untyped data includes a graphical processing unit (GPU) including a data compression pipeline, the data compression pipeline including a data port coupled with one or more shader cores, wherein the data port is to allow transfer of untyped data without format conversion, and a 3D compression/decompression unit to provide for compression of untyped data to be stored to a memory subsystem and decompression of untyped data from the memory subsystem.
-
公开(公告)号:US12047357B2
公开(公告)日:2024-07-23
申请号:US17556671
申请日:2021-12-20
Applicant: Intel Corporation
Inventor: Cesar Martinez-Spessot , Marcos Carranza , Lakshmi Talluru , Mateo Guzman , Francesc Guim Bernat , Karthik Kumar , Rajesh Poornachandran , Kshitij Arun Doshi
CPC classification number: H04L63/0428 , G06F9/547
Abstract: Embodiments described herein are generally directed to a transparent and adaptable mechanism for performing secure application communications through sidecars. In an example, a set of security features is discovered by a first sidecar of a first microservice of multiple microservices of an application. The set of security features are associated with a device of multiple devices of a set of one or more host systems on which the first microservice is running. Information regarding the set of discovered security features is made available to the other microservices by the first sidecar by sharing the information with a discovery service accessible to all of the microservices. A configuration of a communication channel through which a message is to be transmitted from a second microservice to the first microservice is determined by a second sidecar of the second microservice by issuing a request to the discovery service regarding the first microservice.
-
公开(公告)号:US20240195635A1
公开(公告)日:2024-06-13
申请号:US18064546
申请日:2022-12-12
Applicant: Intel Corporation
Inventor: Kshitij Doshi , Ned M. Smith , Rajesh Poornachandran , Sunil K. Cheruvu , David W. Palmer
CPC classification number: H04L9/3247 , H04L9/0825 , H04L9/0869
Abstract: The technology described herein includes a plurality of intellectual property (IP) blocks; and a host IP block, the host IP block including a primary root of trust (RoT) IP block (PRIB) coupled to the plurality of IP blocks, to receive a request from a computing system to establish a secure communications session with a selected one of a plurality of intellectual property (IP) blocks, authenticate and attest the computing system, sign evidence of the PRIB with a PRIB key, send the signed evidence of the PRIB to the computing system, and establish the secure communications session between the computing system and the selected IP block if the PRIB is trusted by the computing system based at least in part on the signed evidence of the PRIB.
-
公开(公告)号:US11922172B2
公开(公告)日:2024-03-05
申请号:US17028315
申请日:2020-09-22
Applicant: Intel Corporation
Inventor: Karunakara Kotary , Pannerkumar Rajagopal , Satish Muthiyalu , Rajesh Poornachandran
IPC: G06F9/4401 , G06F1/3212 , G06F9/445 , G06F9/451 , G06F11/30 , G06F11/34 , G06F12/0873 , G06F13/16 , G06F13/40 , G11C11/406
CPC classification number: G06F9/4403 , G06F1/3212 , G06F9/44505 , G06F9/451 , G06F11/3037 , G06F11/3409 , G06F12/0873 , G06F13/1668 , G06F13/4081 , G11C11/40622
Abstract: Systems, apparatuses and methods may provide for technology that enables, during a boot sequence, a first set of ranks in a memory module based on a battery status and a user interface and disables, during the boot sequence, a second set of ranks in the memory module based on the battery status and the user interface. The technology may also generate a map between a system address space and a first set of banks in the first set of ranks and exclude a second set of banks in the first set of ranks from the map.
-
公开(公告)号:US11863844B2
公开(公告)日:2024-01-02
申请号:US16833582
申请日:2020-03-28
Applicant: Intel Corporation
Inventor: Ravishankar Iyer , Nilesh Kumar Jain , Rameshkumar Illikkal , Carl S. Marshall , Selvakumar Panneer , Rajesh Poornachandran
IPC: H04N21/234 , H04N21/81 , H04N21/647 , H04N21/235
CPC classification number: H04N21/812 , H04N21/235 , H04N21/23418 , H04N21/23424 , H04N21/64715
Abstract: Various embodiments for dynamically generating an advertisement in a video stream are disclosed. In one embodiment, video stream content associated with a video stream for a user device is received. Video analytics data is obtained for the video stream content, which indicates a scene recognized in the video stream content. An advertisement to be generated and inserted into the video stream content is then selected based on the scene recognized in the video stream content, and an advertisement template for generating the selected advertisement is obtained. Video advertisement content corresponding to the advertisement is then generated based on the advertisement template and the video analytics data. The video advertisement content is then inserted into the video stream content, and the modified video stream content is transmitted to the user device.
-
公开(公告)号:US11798198B2
公开(公告)日:2023-10-24
申请号:US18152643
申请日:2023-01-10
Applicant: Intel Corporation
Inventor: Joydeep Ray , Ben Ashbaugh , Prasoonkumar Surti , Pradeep Ramani , Rama Harihara , Jerin C. Justin , Jing Huang , Xiaoming Cui , Timothy B. Costa , Ting Gong , Elmoustapha Ould-ahmed-vall , Kumar Balasubramanian , Anil Thomas , Oguz H. Elibol , Jayaram Bobba , Guozhong Zhuang , Bhavani Subramanian , Gokce Keskin , Chandrasekaran Sakthivel , Rajesh Poornachandran
CPC classification number: G06T9/002 , G06F12/023 , G06T15/005 , G06F2212/302 , G06F2212/401
Abstract: Embodiments are generally directed to compression in machine learning and deep learning processing. An embodiment of an apparatus for compression of untyped data includes a graphical processing unit (GPU) including a data compression pipeline, the data compression pipeline including a data port coupled with one or more shader cores, wherein the data port is to allow transfer of untyped data without format conversion, and a 3D compression/decompression unit to provide for compression of untyped data to be stored to a memory subsystem and decompression of untyped data from the memory subsystem.
-
公开(公告)号:US11792280B2
公开(公告)日:2023-10-17
申请号:US18067097
申请日:2022-12-16
Applicant: Intel Corporation
Inventor: Rajesh Poornachandran , Vincent Zimmer , Subrata Banik , Marcos Carranza , Kshitij Arun Doshi , Francesc Guim Bernat , Karthik Kumar
IPC: H04L67/51 , H04L67/562 , H04L41/5009 , H04L9/32 , H04L9/00
CPC classification number: H04L67/51 , H04L9/3278 , H04L41/5009 , H04L67/562 , H04L9/50
Abstract: An apparatus to facilitate provenance audit trails for microservices architectures is disclosed. The apparatus includes one or more processors to: obtain, by a microservice of a service hosted in a datacenter, provisioned credentials for the microservice based on an attestation protocol; generate, for a task performed by the microservice, provenance metadata for the task, the provenance metadata including identification of the microservice, operating state of at least one of a hardware resource or a software resource used to execute the microservice and the task, and operating state of a sidecar of the microservice during the task; encrypt the provenance metadata with the provisioned credentials for the microservice; and record the encrypted provenance metadata in a local blockchain of provenance metadata maintained for the hardware resource executing the task and the microservice.
-
公开(公告)号:US11736942B2
公开(公告)日:2023-08-22
申请号:US17076452
申请日:2020-10-21
Applicant: Intel Corporation
Inventor: Alexander Bachmutsky , Dario Sabella , Francesc Guim Bernat , John J. Browne , Kapil Sood , Kshitij Arun Doshi , Mats Gustav Agerstam , Ned M. Smith , Rajesh Poornachandran , Tarun Viswanathan
IPC: H04W12/08 , H04W76/10 , H04W28/02 , G06F9/455 , H04W4/46 , H04L67/10 , H04W12/42 , H04W12/60 , H04W12/06 , H04W84/12
CPC classification number: H04W12/08 , G06F9/45558 , H04L67/10 , H04W4/46 , H04W12/068 , H04W12/42 , H04W12/66 , H04W28/02 , H04W76/10 , H04W84/12
Abstract: A service coordinating entity device includes communications circuitry to communicate with a first access network, processing circuitry, and a memory device. The processing circuitry is to perform operations to, in response to a request for establishing a connection with a user equipment (UE) in a second access network, retrieve a first Trusted Level Agreement (TLA) including trust attributes associated with the first access network. One or more exchanges of the trust attributes of the first TLA and trust attributes of a second TLA associated with the second access network are performed using a computing service executing on the service coordinating entity. A common TLA with trust attributes associated with communications between the first and second access networks is generated based on the exchanges. Data traffic is routed from the first access network to the UE in the second access network based on the trust attributes of the common TLA.
-
-
-
-
-
-
-
-
-