-
公开(公告)号：JP2013225865A
公开(公告)日：2013-10-31
申请号：JP2013108161
申请日：2013-05-22
Applicant: Qualcomm Inc , クゥアルコム・インコーポレイテッドQualcomm Incorporated
Inventor： APARIN VLADIMIR , SHAH PETER J
Abstract: PROBLEM TO BE SOLVED: To provide a radio frequency amplifier with improved linearity and minimal third-order distortion.SOLUTION: An amplifier 10' includes a first transistor Q1, and a linearization circuit 14' that has first and second terminals. The first terminal of the linearization circuit is connected to a common terminal of the transistor Q1, and the second terminal is connected to an input terminal of the transistor Q1. The linearization circuit has a low gain and high output impedance at first frequency of a first signal supplied to the circuit and a second frequency of a second signal supplied to the circuit, and a unity gain and low output impedance at the difference frequency between the first and second frequencies.
Abstract translation: 要解决的问题：提供具有改善的线性度和最小的三阶失真的射频放大器。解决方案：放大器10'包括第一晶体管Q1和具有第一和第二端子的线性化电路14'。 线性化电路的第一端子连接到晶体管Q1的公共端子，并且第二端子连接到晶体管Q1的输入端子。 线性化电路在提供给电路的第一信号的第一频率和提供给电路的第二信号的第一频率具有低增益和高输出阻抗，以及在第一和第二信号之间的差频下的单位增益和低输出阻抗 和第二频率。
-
公开(公告)号：JP2008295063A
公开(公告)日：2008-12-04
申请号：JP2008159717
申请日：2008-06-18
Applicant: Qualcomm Inc , クゥアルコム・インコーポレイテッドQualcomm Incorporated
Inventor： APARIN VLADIMIR , SHAH PETER J
Abstract: PROBLEM TO BE SOLVED: To reduce a distortion at a low level without increasing DC power consumption.
SOLUTION: An amplifier includes a first transistor having first, second and third terminals with the first terminal being an input terminal and the second terminal being the output terminal and the third terminal being a common terminal. The amplifier includes a linearization circuit having first and second terminals. The first terminal of the linearization circuit is connected to the common terminal of the transistor and the second terminal is connected to the input terminal of the transistor. In a specific embodiment, the linearization circuit is implemented as a unity gain buffer with an input terminal connected to the common terminal of the transistor and an output terminal connected to the input terminal of the transistor.
COPYRIGHT: (C)2009,JPO&INPITAbstract translation: 要解决的问题：在不增加直流功耗的情况下降低低电平的失真。 解决方案：放大器包括具有第一，第二和第三端子的第一晶体管，第一端子是输入端子，第二端子是输出端子，第三端子是公共端子。 放大器包括具有第一和第二端子的线性化电路。 线性化电路的第一端子连接到晶体管的公共端子，第二端子连接到晶体管的输入端子。 在具体实施例中，线性化电路被实现为具有连接到晶体管的公共端子的输入端子和连接到晶体管的输入端子的输出端子的单位增益缓冲器。 版权所有（C）2009，JPO＆INPIT
-
公开(公告)号：BR0115061A
公开(公告)日：2005-06-28
申请号：BR0115061
申请日：2001-10-31
Applicant: QUALCOMM INC
Inventor： APARIN VLADIMIR , SHAH PETER J
Abstract: A radio frequency amplifier with improved linearity and minimal third-order distortion. The amplifier includes a first transistor having first, second and third terminals with the first terminal being an input terminal and the second terminal being the output terminal and the third terminal being a common terminal. A linearization circuit is included having first and second terminals. The first terminal is connected to the common terminal of the transistor and the second terminal is connected to the input terminal of the transistor. In a specific embodiment, the linearization circuit is implemented as a unity gain buffer with an input terminal connected to the common terminal of the transistor and an output terminal connected to the input terminal of the transistor. In accordance with the inventive teachings, the buffer has a low gain and high output impedance at first frequency (f1) of a first signal applied to the circuit and a second frequency (f2) of a second signal applied to the circuit and a unity gain and low output impedance a difference between the first and second frequencies. In another specific embodiment, the inductor is inserted between the output of the unity gain buffer and the input terminal of the transistor. In alternative embodiments, circuitry is shown for providing a direct current offset at the input of the transistor. As another alternative, the linearization circuit consists of series inductor and capacitor connected between the common and input terminals of the transistor. In yet another embodiment, the linearization circuit consists of the first and the second series inductor and capacitor circuits. The first series LC circuit is connected between the common terminal of the transistor and ground and the second series LC circuit is connected between the input terminal of the transistor and ground.
-
公开(公告)号：AU2002245066A1
公开(公告)日：2002-07-24
申请号：AU2002245066
申请日：2001-10-31
Applicant: QUALCOMM INC
Inventor： SHAH PETER J , APARIN VLADIMIR
Abstract: A radio frequency amplifier with improved linearity and minimal third-order distortion. The amplifier includes a first transistor having first, second and third terminals with the first terminal being an input terminal and the second terminal being the output terminal and the third terminal being a common terminal. A linearization circuit is included having first and second terminals. The first terminal is connected to the common terminal of the transistor and the second terminal is connected to the input terminal of the transistor. In a specific embodiment, the linearization circuit is implemented as a unity gain buffer with an input terminal connected to the common terminal of the transistor and an output terminal connected to the input terminal of the transistor. In accordance with the inventive teachings, the buffer has a low gain and high output impedance at first frequency (f1) of a first signal applied to the circuit and a second frequency (f2) of a second signal applied to the circuit and a unity gain and low output impedance a difference between the first and second frequencies. In another specific embodiment, the inductor is inserted between the output of the unity gain buffer and the input terminal of the transistor. In alternative embodiments, circuitry is shown for providing a direct current offset at the input of the transistor. As another alternative, the linearization circuit consists of series inductor and capacitor connected between the common and input terminals of the transistor. In yet another embodiment, the linearization circuit consists of the first and the second series inductor and capacitor circuits. The first series LC circuit is connected between the common terminal of the transistor and ground and the second series LC circuit is connected between the input terminal of the transistor and ground.
-
公开(公告)号：IN4319CHN2014A
公开(公告)日：2015-09-04
申请号：IN4319CHN2014
申请日：2014-06-11
Applicant: QUALCOMM INC
Inventor： SHAH PETER J , MEHRABI ARASH
Abstract: Techniques for detecting the type of a media plug inserted into a corresponding jack. In an exemplary embodiment the output of a first power amplifier for driving a media plug terminal e.g. the right headphone or left headphone is selectively coupled to a reference voltage. Measurements of the voltage at a microphone terminal of the media plug may be alternately made for the reference voltage being at a first value and a second value. In an embodiment the first power amplifier output voltage may be varied by opening or closing a switch. Alternatively the first power amplifier output voltage may be directly set by an input voltage to the first power amplifier. By detecting changes in the voltages measured at the microphone terminal it may be determined whether the media plug is of a North American type or European type.
-
Patent Agency Ranking
公开(公告)号：DE60138837D1
公开(公告)日：2009-07-09
申请号：DE60138837
申请日：2001-10-31
Applicant: QUALCOMM INC
Inventor： APARIN VLADIMIR , SHAH PETER J
Abstract: A radio frequency amplifier with improved linearity and minimal third-order distortion. The amplifier includes a first transistor having first, second and third terminals with the first terminal being an input terminal and the second terminal being the output terminal and the third terminal being a common terminal. A linearization circuit is included having first and second terminals. The first terminal is connected to the common terminal of the transistor and the second terminal is connected to the input terminal of the transistor. In a specific embodiment, the linearization circuit is implemented as a unity gain buffer with an input terminal connected to the common terminal of the transistor and an output terminal connected to the input terminal of the transistor. In accordance with the inventive teachings, the buffer has a low gain and high output impedance at first frequency (f1) of a first signal applied to the circuit and a second frequency (f2) of a second signal applied to the circuit and a unity gain and low output impedance a difference between the first and second frequencies. In another specific embodiment, the inductor is inserted between the output of the unity gain buffer and the input terminal of the transistor. In alternative embodiments, circuitry is shown for providing a direct current offset at the input of the transistor. As another alternative, the linearization circuit consists of series inductor and capacitor connected between the common and input terminals of the transistor. In yet another embodiment, the linearization circuit consists of the first and the second series inductor and capacitor circuits. The first series LC circuit is connected between the common terminal of the transistor and ground and the second series LC circuit is connected between the input terminal of the transistor and ground.
-
公开(公告)号：MY127610A
公开(公告)日：2006-12-29
申请号：MYPI20015048
申请日：2001-10-31
Applicant: QUALCOMM INC
Inventor： VLADIMIR APARIN , SHAH PETER J
Abstract: A RADIO FREQUENCY AMPLIFIER WITH IMPROVED LINEARITY AND MINIMAL THIRD-ORDER DISTORTION. THE AMPLIFIER INCLUDES A FIRST TRANSISTOR HAVING FIRST, SECOND AND THIRD TERMINALS WITH THE FIRST TERMINAL BEING AN INPUT TERMINAL AND THE SECOND TERMINAL BEING THE OUTPUT TERMINAL AND THE THIRD TERMINAL BEING A COMMON TERMINAL. A LINEARIZATION CIRCUIT IS INCLUDED HAVING FIRST AND SECOND TERMINALS. THE FIRST TERMINAL IS CONNECTED TO THE COMMON TERMINAL OF THE TRANSISTOR AND THE SECOND TERMINAL IS CONNECTED TO THE INPUT TERMINAL OF THE TRANSISTOR. IN A SPECIFIC EMBODIMENT, THE LINEARIZATION CIRCUIT IS IMPLEMENTED AS A UNITY GAIN BUFFER WITH AN INPUT TERMINAL CONNECTED TO THE COMMON TERMINAL OF THE TRANSISTOR AND AN OUTPUT TERMINAL CONNECTED TO THE INPUT TERMINAL OF THE TRANSISTOR. IN ACCORDANCE WITH THE INVENTIVE TEACHINGS, THE BUFFER HAS A LOW GAIN AND HIGH OUTPUT IMPEDANCE AT FIRST FREQUENCY (F1) OF A FIRST SIGNAL APPLIED TO THE CIRCUIT AND A SECOND FREQUENCY (F2) OF A SECOND SIGNAL APPLIED TO THE CIRCUIT AND A UNITY GAIN AND LOW OUTPUT IMPEDANCE A DIFFERENCE BETWEEN THE FIRST AND SECOND FREQUENCIES. IN ANOTHER SPECIFIC EMBODIMENT, THE INDUCTOR IS INSERTED BETWEEN THE OUTPUT OF THE UNITY GAIN BUFFER AND THE INPUT TERMINAL OF THE TRANSISTOR. IN ALTERNATIVE EMBODIMENTS, CIRCUITRY IS SHOWN FOR PROVIDING A DIRECT CURRENT OFFSET AT THE INPUT OF THE TRANSISTOR. AS ANOTHER ALTERNATIVE, THE LINEARIZATION CIRCUIT CONSISTS OF SERIES INDUCTOR AND CAPACITOR CONNECTED BETWEEN THE COMMON AND INPUT TERMINALS OF THE TRANSISTOR. IN YET ANOTHER EMBODIMENT, THE LINEARIZATION CIRCUIT CONSISTS OF THE FIRST AND THE SECOND SERIES INDUCTOR AND CAPACITOR CIRCUITS. THE FIRST SERIES LC CIRCUIT IS CONNECTED BETWEEN THE COMMON TERMINAL OF THE TRANSISTOR AND GROUND AND THE SECOND SERIES LC CIRCUIT IS CONNECTED BETWEEN THE INPUT TERMINAL OF THE TRANSISTOR AND GROUND. (FIG. 3)
-
公开(公告)号：CA2427913A1
公开(公告)日：2002-07-18
申请号：CA2427913
申请日：2001-10-31
Applicant: QUALCOMM INC
Inventor： APARIN VLADIMIR , SHAH PETER J
Abstract: A radio frequency amplifier with improved linearity and minimal third-order distortion. The amplifier includes a first transistor having first, second and third terminals with the first terminal being an input terminal and the second terminal being the output terminal and the third terminal being a common terminal. A linearization circuit is included having first and second terminals. The first terminal is connected to the common terminal of the transistor and the second terminal is connected to the input terminal of the transistor. In a specific embodiment, the linearization circuit is implemented as a unity gain buffer with an input terminal connected to the common terminal of the transistor and an output terminal connected to the input terminal of the transistor. In accordance with the inventive teachings, the buffer has a low gain and high output impedance at first frequency (f1) of a first signal applied to the circuit and a second frequency (f2) of a second signal applied to the circuit and a unity gain and low output impedance a difference between the first and second frequencies. In another specific embodiment, the inductor is inserted between the output of the unity gain buffer and the input terminal of the transistor. In alternative embodiments, circuitry is shown for providing adirect current offset at the input of the transistor. As another alternative, the linearization circuit consists of series inductor and capacitor connected between the common and input terminals of the transistor. In yet another embodiment, the linearization circuit consists of the first and the second series inductor and capacitor circuits. The first series LC circuit is connected between the common terminal of the transistor and ground and the second series LC circuit is connected between the input terminal of the transistor and ground.
-
公开(公告)号：WO2012170582A2
公开(公告)日：2012-12-13
申请号：PCT/US2012041170
申请日：2012-06-06
Applicant: QUALCOMM INC , SHAH PETER J , TALEIE SHAHIN MEHDIZAD , GROENEWOLD GERRIT , MIAO GUOQING , SUNG EUNYUNG
Inventor： SHAH PETER J , TALEIE SHAHIN MEHDIZAD , GROENEWOLD GERRIT , MIAO GUOQING , SUNG EUNYUNG
CPC classification number: H03F3/45475 , H03F3/005 , H03F2200/03 , H03F2200/552 , H03F2203/45512 , H03F2203/45514 , H03F2203/45528 , H03F2203/45594 , H03F2203/45631
Abstract: A switched-capacitor DC blocking amplifier is disclosed. In an embodiment, an integrated circuit is provided that includes an amplifier having an amplifier input and an amplifier output, a capacitor connected to the amplifier input and configured to receive an input signal, and a switched capacitor circuit coupled to provide a resistance between the amplifier input and the amplifier output. In one implementation, the switched capacitor circuit is configured with a feed forward circuit to reduce aliasing. In another implementation, the switched capacitor circuit includes a switched impedance circuit to reduce noise.
Abstract translation: 公开了一种开关电容器直流阻塞放大器。 在一个实施例中，提供一种集成电路，其包括具有放大器输入和放大器输出的放大器，连接到放大器输入并被配置为接收输入信号的电容器，以及耦合以提供放大器之间的电阻的开关电容器电路 输入和放大器输出。 在一个实现中，开关电容器电路配置有前馈电路以减少混叠。 在另一实施方案中，开关电容器电路包括用于降低噪声的开关阻抗电路。
-
公开(公告)号：WO02056647A2
公开(公告)日：2002-07-18
申请号：PCT/US0146190
申请日：2001-10-31
Applicant: QUALCOMM INC
Inventor： APARIN VLADIMIR , SHAH PETER J
Abstract: A radio frequency amplifier with improved linearity and minimal third-order distortion. The amplifier includes a first transistor having first, second and third terminals with the first terminal being an input terminal and the second terminal being the output terminal and the third terminal being a common terminal. A linearization circuit is included having first and second terminals. The first terminal is connected to the common terminal of the transistor and the second terminal is connected to the input terminal of the transistor. In a specific embodiment, the linearization circuit is implemented as a unity gain buffer with an input terminal connected to the common terminal of the transistor and an output terminal connected to the input terminal of the transistor. In accordance with the inventive teachings, the buffer has a low gain and high output impedance at first frequency (f1) of a first signal applied to the circuit and a second frequency (f2) of a second signal applied to the circuit and a unity gain and low output impedance a difference between the first and second frequencies. In another specific embodiment, the inductor is inserted between the output of the unity gain buffer and the input terminal of the transistor. In alternative embodiments, circuitry is shown for providing a direct current offset at the input of the transistor. As another alternative, the linearization circuit consists of series inductor and capacitor connected between the common and input terminals of the transistor. In yet another embodiment, the linearization circuit consists of the first and the second series inductor and capacitor circuits. The first series LC circuit is connected between the common terminal of the transistor and ground and the second series LC circuit is connected between the input terminal of the transistor and ground.
Abstract translation: 具有改善线性度和最小三阶失真的射频放大器。 放大器包括具有第一，第二和第三端子的第一晶体管，第一端子是输入端子，第二端子是输出端子，第三端子是公共端子。 包括具有第一和第二端子的线性化电路。 第一端子连接到晶体管的公共端子，第二端子连接到晶体管的输入端子。 在具体实施例中，线性化电路被实现为具有连接到晶体管的公共端子的输入端子和连接到晶体管的输入端子的输出端子的单位增益缓冲器。 根据本发明，缓冲器在施加到电路的第一信号的第一频率（f1）处施加低增益和高输出阻抗，以及施加到电路的第二信号的第二频率（f2）和单位增益 并且低输出阻抗是第一和第二频率之间的差。 在另一个具体实施例中，电感器插入在单位增益缓冲器的输出端和晶体管的输入端子之间。 在替代实施例中，示出了用于在晶体管的输入处提供直流偏移的电路。 作为另一种选择，线性化电路由连接在晶体管的公共端和输入端之间的串联电感和电容组成。 在另一个实施例中，线性化电路由第一和第二串联电感器和电容器电路组成。 第一串联LC电路连接在晶体管的公共端和地之间，第二串联LC电路连接在晶体管的输入端和地之间。
-
-
-
-
-
-
-
-
-
Search Results
10
records
(took 0.021 seconds)
