中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

2276 records (took 0.044 seconds)

    Radio transmitting/receiving device, communication system, and channel coding processing method used thereby
    64.
    发明授权
    Radio transmitting/receiving device, communication system, and channel coding processing method used thereby 有权
    无线电发射/接收装置，通信系统和使用的信道编码处理方法

    公开(公告)号：US09240807B2

    公开(公告)日：2016-01-19

    申请号：US14127141

    申请日：2012-05-11

    Applicant: Kengo Oketani

    Inventor： Kengo Oketani

    IPC: H03M13/00 ,  H03M13/17 ,  H03M13/27 ,  H04L1/00 ,  H03M13/29

    CPC classification number: H03M13/17 ,  H03M13/2707 ,  H03M13/2957 ,  H03M13/635 ,  H03M13/6525 ,  H04L1/005 ,  H04L1/0066 ,  H04L1/0067 ,  H04L1/0071

    Abstract: A radio transmitting/receiving device uses a channel interleaver with turbo codes serving as error-correcting codes to convert burst errors into random errors. The radio transmitting/receiving device, in Code Block Concatenation (15), when dividing a Transport Block into a plurality of Code Blocks, performs channel coding so that burst errors that occur during transmission are distributed to all the Code Blocks. Therefore, when burst errors occur, the errors can be uniformly distributed to all Code Blocks in a Transport Block so that no unevenness occurs in error resilience between the Code Blocks.

    Abstract translation: 无线电发送/接收装置使用具有作为纠错码的turbo码的信道交织器将突发错误转换为随机错误。 在将传输块划分为多个码块的情况下，代码块级联（15）中的无线电发送/接收装置执行信道编码，使得在传输期间发生的突发错误被分配给所有的代码块。 因此，当发生突发错误时，可以将错误均匀分布到传输块中的所有代码块，以便在代码块之间的错误弹性中不会发生不均匀性。

    Method and apparatus for multiple antenna communications, computer program product therefor
    65.
    发明授权
    Method and apparatus for multiple antenna communications, computer program product therefor 有权
    用于多天线通信的方法和装置，其计算机程序产品

    公开(公告)号：US09231794B2

    公开(公告)日：2016-01-05

    申请号：US12531297

    申请日：2007-03-14

    Applicant: Massimiliano Siti

    Inventor： Massimiliano Siti

    IPC: H04L27/01 ,  H04L27/06 ,  H04L27/38 ,  H04L27/18 ,  H04L25/03 ,  H04L1/00 ,  H04L27/26

    CPC classification number: H04L25/03318 ,  H04L1/005 ,  H04L25/03006 ,  H04L27/2601 ,  H04L2025/03426

    Abstract: Embodiments of a method and an apparatus for detecting multiple complex-valued symbols belonging to discrete constellations. The method and apparatus is a detector that finds a closest vector, or a close approximation of it, to a received vector. The disclosure also gets (optimally, in case of two transmit sources) or closely approximates (for more than two transmit sources) the most likely sequences required for an optimal bit or symbol a-posteriori probability computation. Also part of the present disclosure is represented by Also embodiments of a method and an apparatus to determine a near-optimal ordering algorithms for the aforementioned purpose. The method and apparatus achieves optimal performance for two transmit antennas and achieves near-optimal performance for a higher number of antennas, with a lower complexity as compared to a maximum-likelihood detection method and apparatus. The method and apparatus are suitable for highly parallel hardware architectures.

    Abstract translation: 用于检测属于离散星座的多个复值符号的方法和装置的实施例。 该方法和装置是一种检测器，其向接收的矢量找到最接近的矢量或其近似值。 本公开还获得（最佳情况下，在两个发射源的情况下）或近似近似（对于两个以上的发射源）最佳比特或符号进行后验概率计算所需的最可能的序列。 本公开的一部分也由为上述目的确定近似最优排序算法的方法和装置的实施例。 与最大似然检测方法和装置相比，该方法和装置实现了对于两个发射天线的最佳性能并且对于更多数量的天线实现了接近最佳性能，具有较低的复杂度。 该方法和装置适用于高度并行的硬件架构。

    METHOD AND DEVICE FOR DETERMINING INTERLEAVER
    66.
    发明申请
    METHOD AND DEVICE FOR DETERMINING INTERLEAVER 有权
    用于确定交织器的方法和装置

    公开(公告)号：US20150381318A1

    公开(公告)日：2015-12-31

    申请号：US14848551

    申请日：2015-09-09

    Applicant: HUAWEI TECHNOLOGIES CO., LTD.

    Inventor： Wen ZHANG ,  Yongxia LYU

    IPC: H04L1/00 ,  H04W74/00

    CPC classification number: H04L1/0071 ,  H04L1/005 ,  H04W74/004

    Abstract: The present invention discloses a method for determining an interleaver, including: determining an interleaver identifier according to a binding parameter and a preset association relationship between the interleaver identifier and the binding parameter; performing interleaving processing on to-be-sent data by using an interleaver corresponding to the interleaver identifier; and performing de-interleaving processing on received data by using the interleaver corresponding to the interleaver identifier. An embodiment of the present invention further provides a corresponding device. According to technical solutions of the present invention, during data transmission, a UE and an eNodeB can accurately learn an interleaver that is used by the other party, thereby de-interleaving data correctly.

    Abstract translation: 本发明公开了一种确定交织器的方法，包括：根据绑定参数和交织器标识符与绑定参数之间的预设关联关系确定交织器标识; 通过使用与交织器标识符相对应的交织器对待发送数据执行交织处理; 以及通过使用与交织器标识符相对应的交织器对接收到的数据执行解交织处理。 本发明的实施例还提供了相应的装置。 根据本发明的技术方案，在数据传输期间，UE和eNodeB可以准确地学习另一方使用的交织器，从而正确地解码数据。

    Multimode Decoder Implementation Method and Device
    67.
    发明申请
    Multimode Decoder Implementation Method and Device 有权
    多模式解码器实现方法和设备

    公开(公告)号：US20150381211A1

    公开(公告)日：2015-12-31

    申请号：US14655732

    申请日：2013-10-25

    Applicant: ZTE CORPORATION

    Inventor： Jinzhou DU

    IPC: H03M13/00 ,  H04L1/00 ,  H03M13/39

    CPC classification number: H03M13/6525 ,  H03M13/2957 ,  H03M13/3905 ,  H03M13/395 ,  H03M13/6519 ,  H03M13/6544 ,  H04L1/005 ,  H04L1/0055 ,  H04L1/0066 ,  H04L1/0071

    Abstract: Disclosed are a multimode decoder method and device. The method includes: interleaving pre-stored to-be-decoded data to obtain an interleaving address; and based on the interleaving address, using a Radix-4 algorithm architecture, multiplexing a set of MAP decoding units under different standards, and in a parallel processing method, performing MAP iterative decoding processing on the to-be-decoded data according to standard types.

    Abstract translation: 公开了一种多模式解码器方法和装置。 该方法包括：交织预先存储的待解码数据以获得交织地址; 并且基于交织地址，使用基数4算法架构，在不同标准下复用一组MAP解码单元，并且以并行处理方法，根据标准类型对要解码的数据执行MAP迭代解码处理 。

    Two-step searcher for cell discovery
    68.
    发明授权
    Two-step searcher for cell discovery 有权
    用于细胞发现的两步搜索器

    公开(公告)号：US09198149B2

    公开(公告)日：2015-11-24

    申请号：US13432320

    申请日：2012-03-28

    Applicant: Mark Hahm ,  Severine Catreux ,  Nelson Sollenberger

    Inventor： Mark Hahm ,  Severine Catreux ,  Nelson Sollenberger

    IPC: H04W56/00 ,  H04W36/18 ,  H03M13/37 ,  H03M13/39 ,  H04L1/00

    CPC classification number: H04W56/002 ,  H03M13/3723 ,  H03M13/3905 ,  H03M13/3972 ,  H04L1/005 ,  H04W36/18

    Abstract: Disclosed are various embodiments involving a two-step searcher for cell discovery. Multiple scrambling codes associated with multiple neighboring cells are obtained. Slot timing is obtained for a received signal based at least in part on a detection of primary synchronization peak energy in the received signal. One of the scrambling codes for decoding the received signal is identified based at least in part on testing multiple scrambling code hypotheses in parallel during an accumulation time period of the received signal in response to obtaining the slot timing.

    Abstract translation: 公开了涉及用于细胞发现的两步搜索器的各种实施例。 获得与多个相邻小区相关联的多个扰码。 至少部分地基于对接收信号中的主同步峰值能量的检测，对于接收信号获得时隙定时。 至少部分地基于在接收到的信号的累积时间段期间响应于获得时隙定时来并行测试多个扰码假设来识别用于解码接收信号的扰码之一。

    CODE DESIGN AND HIGH-THROUGHPUT DECODER ARCHITECTURE FOR LAYERED DECODING OF A LOW-DENSITY PARITY-CHECK CODE
    70.
    发明申请
    CODE DESIGN AND HIGH-THROUGHPUT DECODER ARCHITECTURE FOR LAYERED DECODING OF A LOW-DENSITY PARITY-CHECK CODE 有权
    用于低密度奇偶校验代码的层次解码的代码设计和高速解码器架构

    公开(公告)号：US20150311919A1

    公开(公告)日：2015-10-29

    申请号：US14323635

    申请日：2014-07-03

    Applicant: Infinera Corporation

    Inventor： Mehdi KARIMI ,  Han SUN ,  Yuejian WU ,  Scott G. PRINGLE ,  Sandy THOMSON

    IPC: H03M13/11 ,  H04L1/00

    CPC classification number: H03M13/1128 ,  H03M13/1134 ,  H03M13/114 ,  H03M13/1154 ,  H03M13/116 ,  H04L1/005 ,  H04L1/0051 ,  H04L1/0057

    Abstract: A low-density parity-check (LDPC) decoder may receive LDPC coded data. The LDPC decoder may perform a decoding iteration associated with decoding the LDPC coded data. The decoding iteration may be performed by processing a group of layers. Each layer may include a corresponding set of check node elements, and may be processed by causing each check node element, of the set of check node elements corresponding to the layer, to update a set of variable node elements, connected to the check node element and associated with the LDPC coded data, based on a check node function associated with the check node element. The decoding iteration may be performed such that each layer is processed in parallel, and such that each check node element updates the corresponding set of variable node elements in parallel. The LDPC decoder may provide a result of performing the decoding iteration.

    Abstract translation: 低密度奇偶校验（LDPC）解码器可以接收LDPC编码数据。 LDPC解码器可以执行与解码LDPC编码数据相关联的解码迭代。 解码迭代可以通过处理一组层来执行。 每个层可以包括对应的一组校验节点元素，并且可以通过使与该层相对应的校验节点元素组的每个校验节点元素来更新连接到校验节点元素的一组变量节点元素 并且基于与所述校验节点元素相关联的校验节点功能与所述LDPC编码数据相关联。 可以执行解码迭代，使得每个层被并行处理，并且使得每个校验节点元素并行地更新相应的变量节点元素组。 LDPC解码器可以提供执行解码迭代的结果。

Patent Agency Ranking