-
公开(公告)号：US08237056B2
公开(公告)日：2012-08-07
申请号：US12505032
申请日：2009-07-17
Applicant: Ayao Niki
Inventor： Ayao Niki
IPC: H05K1/03
CPC classification number: B23K1/0016 , B23K3/0623 , B23K20/103 , B23K26/389 , B23K2101/40 , B23K2101/42 , B23K2103/42 , B23K2103/50 , H01L21/4857 , H01L21/6835 , H01L23/49816 , H01L23/49822 , H01L24/81 , H01L2221/68345 , H01L2224/0554 , H01L2224/05568 , H01L2224/05573 , H01L2224/16 , H01L2224/16225 , H01L2224/81801 , H01L2924/00014 , H01L2924/01019 , H01L2924/01046 , H01L2924/01078 , H01L2924/01079 , H01L2924/15311 , H05K1/0271 , H05K3/025 , H05K3/4682 , H05K2201/09781 , H05K2201/10674 , H05K2201/2009 , Y10T29/49149 , H01L2224/05599 , H01L2224/0555 , H01L2224/0556
Abstract: To provide a novel multilayer printed wiring board in which a conductor on the outermost resin layer is positioned properly. Furthermore, to provide a novel multilayer printed wiring board in which productivity is enhanced when forming solder bumps on the pads for mounting a semiconductor element. In multilayer printed wiring board, multiple pads for connection with a semiconductor chip are formed on one surface, and on its opposite surface, external connection terminals for connection with another substrate are formed. The pads for connection with a semiconductor chip are formed in the central region of one surface, stiffener is formed in the peripheral region surrounding the pads for connection with a semiconductor chip, pads for connection with a semiconductor chip and stiffener are formed with the same material and are set to be the same height, and the actual area of the stiffener is determined according to the total area of the multiple pads for connection with a semiconductor chip.
Abstract translation: 提供一种新颖的多层印刷线路板，其中最外层树脂层上的导体正确定位。 此外，提供一种新颖的多层印刷线路板，其中在用于安装半导体元件的焊盘上形成焊料凸块时，其生产率得到提高。 在多层印刷布线板中，在一个表面上形成用于与半导体芯片连接的多个焊盘，并且在其相对表面上形成用于与另一基板连接的外部连接端子。 用于与半导体芯片连接的焊盘形成在一个表面的中心区域中，在围绕焊盘的周边区域中形成加强件以与半导体芯片连接，用于与半导体芯片和加强件连接的焊盘用相同的材料形成 并且被设定为相同的高度，并且根据用于与半导体芯片连接的多个焊盘的总面积来确定加强件的实际面积。
-
公开(公告)号：US09060459B2
公开(公告)日：2015-06-16
申请号：US13434960
申请日：2012-03-30
Applicant: Ayao Niki , Kazuhisa Kitajima
Inventor： Ayao Niki , Kazuhisa Kitajima
CPC classification number: H05K3/4682 , H05K1/113 , H05K3/0058 , H05K3/025 , H05K3/06 , H05K3/108 , H05K2201/096 , H05K2203/0152 , H05K2203/0156 , H05K2203/0228 , H05K2203/1536 , Y10T29/49126 , Y10T29/49128 , Y10T29/49155 , Y10T29/49165 , Y10T29/49167
Abstract: A printed wiring board includes multiple conductive layers having conductive circuits, multiple resin insulation layers having openings and including the uppermost resin insulation layer positioned as the outermost layer of the resin insulation layers, multiple via conductors formed in the openings, respectively, and connecting the conductive circuits in the conductive layers, and multiple component-loading pads formed of a copper foil and positioned to load an electronic component. The resin insulation layers and the conductive layers are alternately laminated, and the component-loading pads are formed on the uppermost resin insulation layer.
Abstract translation: 印刷布线板包括具有导电电路的多个导电层，具有开口的多个树脂绝缘层，并且包括位于树脂绝缘层的最外层的最上层的树脂绝缘层，分别形成在开口中的多个通孔导体，并将导电 导电层中的电路，以及由铜箔形成并定位成装载电子元件的多个元件负载焊盘。 交替层叠树脂绝缘层和导电层，并且在最上层的树脂绝缘层上形成元件负荷垫。
-
公开(公告)号：US08238114B2
公开(公告)日：2012-08-07
申请号：US12188795
申请日：2008-08-08
Applicant: Ayao Niki , Kazuhisa Kitajima
Inventor： Ayao Niki , Kazuhisa Kitajima
IPC: H05K7/10
CPC classification number: H05K3/4682 , H05K1/113 , H05K3/0058 , H05K3/025 , H05K3/06 , H05K3/108 , H05K2201/096 , H05K2203/0152 , H05K2203/0156 , H05K2203/0228 , H05K2203/1536 , Y10T29/49126 , Y10T29/49128 , Y10T29/49155 , Y10T29/49165 , Y10T29/49167
Abstract: A printed wiring board includes multiple conductive layers having conductive circuits, multiple resin insulation layers having openings and including the uppermost resin insulation layer positioned as the outermost layer of the resin insulation layers, multiple via conductors formed in the openings, respectively, and connecting the conductive circuits in the conductive layers, and multiple component-loading pads formed of a copper foil and positioned to load an electronic component. The resin insulation layers and the conductive layers are alternately laminated, and the component-loading pads are formed on the uppermost resin insulation layer.
Abstract translation: 印刷布线板包括具有导电电路的多个导电层，具有开口的多个树脂绝缘层，并且包括位于树脂绝缘层的最外层的最上层的树脂绝缘层，分别形成在开口中的多个通孔导体，并将导电 导电层中的电路，以及由铜箔形成并定位成装载电子元件的多个元件负载焊盘。 交替层叠树脂绝缘层和导电层，并且在最上层的树脂绝缘层上形成元件负荷垫。
-
公开(公告)号：US06217987B1
公开(公告)日：2001-04-17
申请号：US08931364
申请日：1997-09-16
Applicant: Yoshitaka Ono , Akihiko Goto , Ayao Niki , Motoo Asai
Inventor： Yoshitaka Ono , Akihiko Goto , Ayao Niki , Motoo Asai
IPC: B32B300
CPC classification number: H05K3/244 , G03F7/032 , G03F7/0388 , H05K1/112 , H05K3/184 , H05K3/28 , H05K3/287 , H05K3/3457 , H05K3/384 , H05K3/4644 , H05K2201/09472 , H05K2201/09509 , H05K2203/0307 , H05K2203/0392 , H05K2203/072 , Y10S428/901 , Y10T428/24917
Abstract: A solder resist composition comprises an acrylate of novolac type epoxy resin and an imidazole curing agent and has a viscosity of 0.5-10 Pa·s adjusted with glycol ether type solvent. A printed circuit board is formed by using such a solder resist composition.
Abstract translation: 阻焊剂组合物包含酚醛清漆型环氧树脂的丙烯酸酯和咪唑固化剂，并且用乙二醇醚型溶剂调节粘度为0.5-10Pa·s。 通过使用这种阻焊剂组合物形成印刷电路板。
-
公开(公告)号：US08563873B2
公开(公告)日：2013-10-22
申请号：US12607666
申请日：2009-10-28
Applicant: Ayao Niki , Atsushi Ishida , Ryojiro Tominaga
Inventor： Ayao Niki , Atsushi Ishida , Ryojiro Tominaga
CPC classification number: H05K3/4661 , H05K3/0035 , H05K3/387 , H05K3/422 , H05K3/4682 , H05K2201/0195 , H05K2201/0209 , H05K2201/0239 , H05K2201/09581 , H05K2201/09827 , H05K2203/1168
Abstract: A method for manufacturing a substrate with a metal film includes preparing a first insulation layer having first and second surfaces, forming a first conductive circuit on the first surface of the first insulation layer, forming on the first surface of the first insulation layer and on the first conductive circuit a second insulation layer having first and second surfaces, forming in the second insulation layer a penetrating hole tapering from the first surface toward the first conductive circuit, forming on the inner wall of the penetrating hole, a composition containing a polymerization initiator and a polymerizable compound, providing a polymer on the inner wall of the penetrating hole by irradiating the composition, applying a plating catalyst on the polymer, and forming a plated-metal film on the inner wall of the penetrating hole. The first surface of the first insulation layer faces the second surface of the second insulation layer.
Abstract translation: 一种用金属膜制造衬底的方法包括制备具有第一和第二表面的第一绝缘层，在第一绝缘层的第一表面上形成第一导电电路，在第一绝缘层的第一表面上形成第一绝缘层， 第一导电电路，具有第一和第二表面的第二绝缘层，在所述第二绝缘层中形成从所述第一表面向所述第一导电电路渐缩的穿透孔，在所述穿透孔的内壁上形成含有聚合引发剂和 聚合性化合物，通过照射该组合物，在该聚合物上涂布电镀催化剂，在该贯通孔的内壁上形成聚合物，在该贯通孔的内壁上形成电镀金属膜。 第一绝缘层的第一表面面向第二绝缘层的第二表面。
-
Patent Agency Ranking
6.发明授权Multilayer printed wiring board for semiconductor devices and method for manufacturing the board 有权用于半导体器件的多层印刷线路板及其制造方法公开(公告)号：US08085546B2
公开(公告)日：2011-12-27
申请号：US12901104
申请日：2010-10-08
Applicant: Ayao Niki
Inventor： Ayao Niki
IPC: H05K7/00
CPC classification number: H05K1/115 , H05K3/421 , H05K3/4644 , H05K2201/0352 , H05K2201/0394 , H05K2201/09527 , H05K2201/09563 , H05K2201/096 , H05K2203/0554 , Y10T29/49124 , Y10T29/49155 , Y10T29/49162
Abstract: A coreless multilayer printed wiring board including a coreless layer having an opening, a conductive film formed on an upper surface of the coreless layer and closing one end of the opening of the coreless layer, a via-hole formed in the opening of the coreless layer, a first resin layer formed on the coreless layer and the conductive film and having an opening reaching to the conductive film, a via-hole formed in the opening of the first resin layer, a second resin layer formed on the upper surface of the first resin layer and having an opening, a via-hole formed in the opening of the second resin layer. The via-holes formed in the first and second resin layers are open in the direction opposite to the direction in which the via-hole formed in the coreless layer is open.
Abstract translation: 一种无芯多层印刷线路板，包括具有开口的无芯层，形成在无芯层的上表面上并封闭无芯层的开口的一端的导电膜，形成在无芯层的开口中的通孔 形成在无芯层和导电膜上并具有到达导电膜的开口的第一树脂层，形成在第一树脂层的开口中的通孔，形成在第一树脂层的上表面上的第二树脂层 树脂层并具有开口，形成在第二树脂层的开口中的通孔。 形成在第一和第二树脂层中的通孔在与形成在无芯层中的通孔开放的方向相反的方向上是开放的。
-
7.发明授权Multilayer printed wiring board for semiconductor devices and method for manufacturing the board 有权用于半导体器件的多层印刷线路板及其制造方法公开(公告)号：US08027169B2
公开(公告)日：2011-09-27
申请号：US11555881
申请日：2006-11-02
Applicant: Ayao Niki
Inventor： Ayao Niki
IPC: H05K7/00
CPC classification number: H05K1/115 , H05K3/421 , H05K3/4644 , H05K2201/0352 , H05K2201/0394 , H05K2201/09527 , H05K2201/09563 , H05K2201/096 , H05K2203/0554 , Y10T29/49124 , Y10T29/49155 , Y10T29/49162
Abstract: A multilayer printed wiring board includes one or more resin layers having via-holes and a core layer having via-holes. The via-holes formed in the one or more resin layers are open in the direction opposite to the direction in which the via-holes formed in the core layer are open. A method for manufacturing a multilayer printed wiring board includes a step of preparing a single- or double-sided copper-clad laminate; a step of forming lands by processing the copper-clad laminate; a step of forming a resin layer on the upper surface of the copper-clad laminate, forming openings for via-holes in the resin layer, and then forming the via-holes; and a step of forming openings for via-holes in the lower surface of the copper-clad laminate and then forming the via-holes.
Abstract translation: 多层印刷线路板包括一个或多个具有通孔的树脂层和具有通孔的芯层。 在一个或多个树脂层中形成的通孔在与芯层中形成的通路孔打开的方向相反的方向上开口。 一种制造多层印刷线路板的方法包括制备单面或双面覆铜层压板的步骤; 通过加工覆铜层压板来形成焊盘的步骤; 在覆铜层压板的上表面上形成树脂层的步骤，在树脂层中形成通孔的开口，然后形成通孔; 以及在覆铜层压板的下表面中形成用于通孔的开口，然后形成通孔的步骤。
-
公开(公告)号：US20100116529A1
公开(公告)日：2010-05-13
申请号：US12505032
申请日：2009-07-17
Applicant: Ayao Niki
Inventor： Ayao Niki
CPC classification number: B23K1/0016 , B23K3/0623 , B23K20/103 , B23K26/389 , B23K2101/40 , B23K2101/42 , B23K2103/42 , B23K2103/50 , H01L21/4857 , H01L21/6835 , H01L23/49816 , H01L23/49822 , H01L24/81 , H01L2221/68345 , H01L2224/0554 , H01L2224/05568 , H01L2224/05573 , H01L2224/16 , H01L2224/16225 , H01L2224/81801 , H01L2924/00014 , H01L2924/01019 , H01L2924/01046 , H01L2924/01078 , H01L2924/01079 , H01L2924/15311 , H05K1/0271 , H05K3/025 , H05K3/4682 , H05K2201/09781 , H05K2201/10674 , H05K2201/2009 , Y10T29/49149 , H01L2224/05599 , H01L2224/0555 , H01L2224/0556
Abstract: To provide a novel multilayer printed wiring board in which a conductor on the outermost resin layer is positioned properly. Furthermore, to provide a novel multilayer printed wiring board in which productivity is enhanced when forming solder bumps on the pads for mounting a semiconductor element. In multilayer printed wiring board, multiple pads for connection with a semiconductor chip are formed on one surface, and on its opposite surface, external connection terminals for connection with another substrate are formed. The pads for connection with a semiconductor chip are formed in the central region of one surface, stiffener is formed in the peripheral region surrounding the pads for connection with a semiconductor chip, pads for connection with a semiconductor chip and stiffener are formed with the same material and are set to be the same height, and the actual area of the stiffener is determined according to the total area of the multiple pads for connection with a semiconductor chip.
Abstract translation: 提供一种新颖的多层印刷线路板，其中最外层树脂层上的导体正确定位。 此外，提供一种新颖的多层印刷线路板，其中在用于安装半导体元件的焊盘上形成焊料凸块时，其生产率得到提高。 在多层印刷布线板中，在一个表面上形成用于与半导体芯片连接的多个焊盘，并且在其相对表面上形成用于与另一基板连接的外部连接端子。 用于与半导体芯片连接的焊盘形成在一个表面的中心区域中，在围绕焊盘的周边区域中形成加强件以与半导体芯片连接，用于与半导体芯片和加强件连接的焊盘用相同的材料形成 并且被设定为相同的高度，并且根据用于与半导体芯片连接的多个焊盘的总面积来确定加强件的实际面积。
-
公开(公告)号：US20090078451A1
公开(公告)日：2009-03-26
申请号：US12188795
申请日：2008-08-08
Applicant: Ayao Niki , Kazuhisa Kitajima
Inventor： Ayao Niki , Kazuhisa Kitajima
CPC classification number: H05K3/4682 , H05K1/113 , H05K3/0058 , H05K3/025 , H05K3/06 , H05K3/108 , H05K2201/096 , H05K2203/0152 , H05K2203/0156 , H05K2203/0228 , H05K2203/1536 , Y10T29/49126 , Y10T29/49128 , Y10T29/49155 , Y10T29/49165 , Y10T29/49167
Abstract: A printed wiring board includes multiple conductive layers having conductive circuits, multiple resin insulation layers having openings and including the uppermost resin insulation layer positioned as the outermost layer of the resin insulation layers, multiple via conductors formed in the openings, respectively, and connecting the conductive circuits in the conductive layers, and multiple component-loading pads formed of a copper foil and positioned to load an electronic component. The resin insulation layers and the conductive layers are alternately laminated, and the component-loading pads are formed on the uppermost resin insulation layer.
Abstract translation: 印刷布线板包括具有导电电路的多个导电层，具有开口的多个树脂绝缘层，并且包括位于树脂绝缘层的最外层的最上层的树脂绝缘层，分别形成在开口中的多个通孔导体，并将导电 导电层中的电路，以及由铜箔形成并定位成装载电子元件的多个元件负载焊盘。 交替层叠树脂绝缘层和导电层，并且在最上层的树脂绝缘层上形成元件负荷垫。
-
公开(公告)号：US08959760B2
公开(公告)日：2015-02-24
申请号：US13209483
申请日：2011-08-15
Applicant: Ayao Niki , Kazuhisa Kitajima
Inventor： Ayao Niki , Kazuhisa Kitajima
CPC classification number: H05K3/4682 , H05K1/113 , H05K3/0058 , H05K3/025 , H05K3/06 , H05K3/108 , H05K2201/096 , H05K2203/0152 , H05K2203/0156 , H05K2203/0228 , H05K2203/1536 , Y10T29/49126 , Y10T29/49128 , Y10T29/49155 , Y10T29/49165 , Y10T29/49167
Abstract: A method for manufacturing a printed wiring board, including providing a support board having a metal foil secured to the support board, forming a resin insulation layer on the metal foil, forming openings in the resin insulation layer, forming a conductive circuit on the resin insulation layer, forming in the openings via conductors to electrically connect the conductive circuit and the metal foil, separating the support board and the metal foil, and forming from the metal foil external terminals to electrically connect to another substrate or electronic component.
Abstract translation: 一种印刷电路板的制造方法，其特征在于，具备：金属箔固定在所述支撑基板上的支撑板，在所述金属箔上形成树脂绝缘层，在所述树脂绝缘层上形成开口，在所述树脂绝缘层上形成导电电路 层，通过导体在开口中形成以电连接导电电路和金属箔，分离支撑板和金属箔，以及从金属箔外部端子形成以电连接到另一基板或电子部件。
-
-
-
-
-
-
-
-
-
Search Results
13
records
(took 0.014 seconds)
