公开(公告)号：US20240031158A1

公开(公告)日：2024-01-25

申请号：US18202885

申请日：2023-05-26

Applicant: Intel Corporation

Inventor： Michael Neve De Mevergnies ,  Neel Shah ,  Kumar Dwarakanath ,  Fred Bolay ,  Mukesh Kataria

IPC: H04L9/32 ,  G06F21/33 ,  G06F21/62 ,  G06F21/85 ,  G06F21/72 ,  H04L9/06

CPC classification number: H04L9/3228 ,  G06F21/335 ,  G06F21/6218 ,  G06F21/85 ,  G06F21/72 ,  H04L9/3213 ,  H04L9/3247 ,  H04L9/3226 ,  H04L9/3297 ,  H04L9/0643 ,  G06F21/53

Abstract: Technologies disclosed herein provide an apparatus comprising a fuse controller coupled to an aggregator. The fuse controller includes a plurality of fuses for storing a unique identifier of a device and a first secured value of a first password associated with the unique identifier. The aggregator is to receive the unique identifier and the first secured value from the fuse controller, send the unique identifier to an unlock host, receive a second password from the unlock host, compute a second secured value of the second password using a security function, and unlock one or more privileged features on the device based on the first secured value corresponding to the second secured value. In a specific embodiment, the first secured value corresponds to the second secured value if the first password is equivalent to the second password.

公开(公告)号：US11664994B2

公开(公告)日：2023-05-30

申请号：US16983904

申请日：2020-08-03

Applicant: Intel Corporation

Inventor： Michael Neve De Mevergnies ,  Neel Shah ,  Kumar Dwarakanath ,  Fred Bolay ,  Mukesh Kataria

IPC: H04L9/32 ,  G06F21/33 ,  G06F21/62 ,  G06F21/85 ,  G06F21/72 ,  H04L9/06 ,  G06F21/53

CPC classification number: H04L9/3228 ,  G06F21/335 ,  G06F21/6218 ,  G06F21/72 ,  G06F21/85 ,  H04L9/0643 ,  H04L9/3213 ,  H04L9/3226 ,  H04L9/3247 ,  H04L9/3297 ,  G06F21/53 ,  G06F2221/2149

Abstract: Technologies disclosed herein provide an apparatus comprising a fuse controller coupled to an aggregator. The fuse controller includes a plurality of fuses for storing a unique identifier of a device and a first secured value of a first password associated with the unique identifier. The aggregator is to receive the unique identifier and the first secured value from the fuse controller, send the unique identifier to an unlock host, receive a second password from the unlock host, compute a second secured value of the second password using a security function, and unlock one or more privileged features on the device based on the first secured value corresponding to the second secured value. In a specific embodiment, the first secured value corresponds to the second secured value if the first password is equivalent to the second password.

公开(公告)号：US20190007212A1

公开(公告)日：2019-01-03

申请号：US15640439

申请日：2017-06-30

Applicant: Intel Corporation

Inventor： Michael Neve de Mevergnies ,  Neel Shah ,  Kumar Dwarakanath ,  Fred Bolay ,  Mukesh Kataria

IPC: H04L9/32 ,  G06F21/33

Abstract: Technologies disclosed herein provide an apparatus comprising a fuse controller coupled to an aggregator. The fuse controller includes a plurality of fuses for storing a unique identifier of a device and a first secured value of a first password associated with the unique identifier. The aggregator is to receive the unique identifier and the first secured value from the fuse controller, send the unique identifier to an unlock host, receive a second password from the unlock host, compute a second secured value of the second password using a security function, and unlock one or more privileged features on the device based on the first secured value corresponding to the second secured value. In a specific embodiment, the first secured value corresponds to the second secured value if the first password is equivalent to the second password.

公开(公告)号：US10859627B2

公开(公告)日：2020-12-08

申请号：US15636762

申请日：2017-06-29

Applicant: Intel Corporation

Inventor： Sreejit Chakravarty ,  Oscar Mendoza ,  Ramasubramanian Rajamani ,  Bryan J. Gran ,  Sorin Iacobovici ,  Neel Shah ,  Michael Neve de Mevergnies ,  John Cruz Mejia ,  Amy L. Santoni

IPC: G01R31/317 ,  H04L12/26 ,  G01R31/26 ,  H04L12/24 ,  G01R31/28

Abstract: A processor, including: a core; system test circuitry, the system test circuitry to be locked during operational processor operation; reset circuitry including a kick-off test (KOT) input, the reset circuitry to detect a reset with the KOT input asserted, and to initiate an in-field system test (IFST) mode; a test interface controller to receive in IFST mode an encrypted test packet having a signature, verify the signature of the test packet, and decrypt the test packet; and IFST control circuitry to cause the system test circuitry to perform an IFST test according to the decrypted test packet and to log or report results.

公开(公告)号：US20190007200A1

公开(公告)日：2019-01-03

申请号：US15638162

申请日：2017-06-29

Applicant: INTEL CORPORATION

Inventor： Neel Shah ,  Kirk S. Yap ,  Amy L. Santoni ,  Michael Neve de Mevergnies ,  Oscar Mendoza ,  Sreejit Chakravarty ,  Ramasubramanian Rajamani ,  Bryan J. Gran ,  Sorin Iacobovici

IPC: H04L9/08 ,  G01R31/317 ,  G01R31/26 ,  H04L9/06

Abstract: A processor, including: a core; system test circuitry, the system test circuitry configured to be locked except during an in-field system test (IFST) mode; IFST control circuitry; and a test interface controller, including: a data interface to receive a test packet; a parser to parse the test packet into a key, a signature, and a stored hash-of-hashes; a decryption circuit to decrypt the signature according to the key and to generate a computed hash-of-hashes; a hash circuit to verify the stored hash-of-hashes against the computed hash-of-hashes; and an IFST interface, wherein the test interface controller is to signal the IFST control circuitry to place the system test circuitry in IFST mode.

公开(公告)号：US10146964B1

公开(公告)日：2018-12-04

申请号：US15615480

申请日：2017-06-06

Applicant: Intel Corporation

Inventor： Neel Shah ,  Michael Neve De Mevergnies

IPC: G06F21/85 ,  G06F21/76

CPC classification number: G06F21/85 ,  G06F21/76

Abstract: Embodiments herein relate to a die to form a system-on-chip (SOC) with one or more other dies, with a policy arbitrator disposed on the die to manage security policies of the plurality of dies of the SOC, where the PA is to receive information about a security policy and a die type from a first of the one or more other dies, compare at least the received information about the security policy and the die type of the first other die with a security policy and a die type of the die, determine, based on the comparison, a common security policy for the plurality of dies of the SOC, and transmit the determined common security policy and the die type of the die to at least a second of the one or more other dies.