-
公开(公告)号:US20240176941A1
公开(公告)日:2024-05-30
申请号:US18552213
申请日:2021-06-23
Applicant: Intel Corporation
Inventor: Xiaoning Ye , Jorge A. Alvarez , Jose de Jesus Jauregui Ruelas , Vijaya K. Kunda , Hong-Yi Luoh , Yanwu Wang , Chunfei Ye
IPC: G06F30/3953 , G06F30/392 , G06F30/398 , G06F119/10
CPC classification number: G06F30/3953 , G06F30/392 , G06F30/398 , G06F2119/10
Abstract: Signal lines in the pin field of a printed circuit board layout are modified to reduce line impedance and improve signal integrity. The widths of signal lines are extended in the pin field to take full advantage of the available routing space between pads and adjacent signal lines. The signal line extension can be considered a subtractive approach in that the signal lines are extended to occupy the available muting space, with signal line extensions that would otherwise cause design rule violations being subtracted out. The edge of a signal line is extended to a keep-out region associated with a centerline that extends through a plurality of pads arranged in a line and located adjacent to the signal line. The edge of the signal line is also extended to keep-out regions associated with pads in the pin fields.
-
公开(公告)号:US20240088069A1
公开(公告)日:2024-03-14
申请号:US18260810
申请日:2021-02-26
Applicant: Intel Corporation
Inventor: Wenzhi Wang , Xiaoning Ye , Yunhui Chu , Chunfei Ye , James A. McCall
IPC: H01L23/66 , H01L23/498 , H01L23/538 , H01L25/18 , H10B80/00
CPC classification number: H01L23/66 , H01L23/49822 , H01L23/49838 , H01L23/5383 , H01L23/5386 , H01L25/18 , H10B80/00 , H01L2223/6627
Abstract: Disclosed herein are integrated circuit (IC) supports with microstrips, and related embodiments. For example, an IC support may include a plurality of microstrips and a plurality of conductive segments. Individual ones of the conductive segments may be at least partially over at least two microstrips, a dielectric material may be between the plurality of microstrips and the plurality of conductive segments, and the conductive segments are included in a tape.
-
公开(公告)号:US11194751B2
公开(公告)日:2021-12-07
申请号:US16513691
申请日:2019-07-16
Applicant: Intel Corporation
Inventor: Huimin Chen , Jingbo Li , Kai Xiao , Yong Yang , Chunfei Ye
IPC: G06F13/40 , G06F1/3234 , H04L12/40 , G06F5/06 , H03K5/24
Abstract: An apparatus, such as a re-driver, can include a receiver port coupled to a first link partner across a first link; a transmitter port coupled to a second link partner across a second link; and a power management (PM) controller implemented in hardware. The PM controller can detect a PM control signal, determine a PM state for the apparatus based on the PM control signal, and cause the apparatus to enter the PM state. The apparatus can transmit electrical signals to the second link partner based on the PM state. The PM management control signal can include a clock request, an electrical idle, a common mode voltage, or other electrical signal indicative of a PM link state change of a link partner coupled to the re-driver.
-
公开(公告)号:US20210399764A1
公开(公告)日:2021-12-23
申请号:US17463976
申请日:2021-09-01
Applicant: Intel Corporation
Inventor: Jingbo Li , Beom-Taek Lee , Jong-Ru Guo , Yunhui Chu , Chunfei Ye , Kai Xiao
Abstract: An apparatus comprises a crosstalk cancelation circuit comprising a plurality of taps to output signals based on a signal transmitted via a first data line; and a summation circuit to combine a signal received by a second data line with the signals output by the plurality of taps to reduce near-end crosstalk present in the signal received by the second data line.
-
公开(公告)号:US20190340146A1
公开(公告)日:2019-11-07
申请号:US16513691
申请日:2019-07-16
Applicant: Intel Corporation
Inventor: Huimin Chen , Jingbo Li , Kai Xiao , Yong Yang , Chunfei Ye
IPC: G06F13/40 , G06F1/3234 , H03K5/24 , G06F5/06 , H04L12/40
Abstract: An apparatus, such as a re-driver, can include a receiver port coupled to a first link partner across a first link; a transmitter port coupled to a second link partner across a second link; and a power management (PM) controller implemented in hardware. The PM controller can detect a PM control signal, determine a PM state for the apparatus based on the PM control signal, and cause the apparatus to enter the PM state. The apparatus can transmit electrical signals to the second link partner based on the PM state. The PM management control signal can include a clock request, an electrical idle, a common mode voltage, or other electrical signal indicative of a PM link state change of a link partner coupled to the re-driver.
-
-
-
-