-
公开(公告)号:US09991233B2
公开(公告)日:2018-06-05
申请号:US15393100
申请日:2016-12-28
Applicant: Invensas Corporation
Inventor: Min Tao , Hoki Kim , Ashok S. Prabhu , Zhuowen Sun , Wael Zohni , Belgacem Haba
CPC classification number: H01L25/0657 , H01L21/4853 , H01L21/4857 , H01L21/486 , H01L21/52 , H01L21/565 , H01L23/3114 , H01L23/3128 , H01L23/3157 , H01L23/5283 , H01L23/5383 , H01L23/5384 , H01L23/5386 , H01L23/5389 , H01L24/02 , H01L24/09 , H01L24/46 , H01L24/49 , H01L24/83 , H01L25/0652 , H01L25/071 , H01L25/105 , H01L25/112 , H01L25/18 , H01L25/50 , H01L2224/02331 , H01L2224/02379 , H01L2224/0401 , H01L2224/04042 , H01L2224/16225 , H01L2224/16227 , H01L2224/16235 , H01L2224/32225 , H01L2225/06506 , H01L2225/06513 , H01L2225/06517 , H01L2225/06544 , H01L2225/06548 , H01L2225/06555 , H01L2225/06589 , H01L2225/1023 , H01L2225/1035 , H01L2225/1041 , H01L2225/1052 , H01L2225/1058 , H01L2225/1088 , H01L2924/15151 , H01L2924/15192 , H01L2924/15311 , H01L2924/18161 , H01L2924/19107
Abstract: Package-on-package (“PoP”) devices with same level wafer-level packaged (“WLP”) components and methods therefor are disclosed. In a PoP device, a first integrated circuit die is surface mount coupled to an upper surface of a package substrate. Conductive lines are coupled to the upper surface of the package substrate in a fan-out region. The first conductive lines extend away from the upper surface of the package substrate. A molding layer is formed over the upper surface of the package substrate, around sidewall surfaces of the first integrated circuit die, and around bases and shafts of the conductive lines. WLP microelectronic components are located at a same level above an upper surface of the molding layer respectively surface mount coupled to sets of upper portions of the conductive lines.
-
2.
公开(公告)号:US20180040544A1
公开(公告)日:2018-02-08
申请号:US15660718
申请日:2017-07-26
Applicant: Invensas Corporation
Inventor: Rajesh Emeka Katkar , Min Tao , Javier A. Delacruz , Hoki Kim , Akash Agrawal
CPC classification number: H01L23/49805 , H01L21/4803 , H01L21/4846 , H01L21/4853 , H01L23/13 , H01L23/49833 , H01L24/48 , H01L25/105 , H01L2224/48105 , H01L2224/48225 , H01L2225/1064 , H01L2225/107 , H01L2924/15159 , H01L2924/15162 , H01L2924/15172 , H01L2924/15331 , H01L2924/15333 , H05K1/117 , H05K1/141 , H05K1/144 , H05K1/181 , H05K3/3405 , H05K3/366 , H05K2201/049 , H05K2201/09472 , H05K2201/09745 , H05K2201/09845 , H05K2201/10159 , H05K2201/10522
Abstract: Multi-surface edge pads for vertical mount packages and methods of making package stacks are provided. Example substrates for vertical surface mount to a motherboard have multi-surface edge pads. The vertical mount substrates may be those of a laminate-based FlipNAND. The multi-surface edge pads have cutouts or recesses that expose more surfaces and more surface area of the substrate for bonding with the motherboard. The cutouts in the edge pads allow more solder to be used between the attachment surface of the substrate and the motherboard. The placement and geometry of the resulting solder joint is stronger and has less internal stress than conventional solder joints for vertical mounting. In an example process, blind holes can be drilled into a thickness of a substrate, and the blind holes plated with metal. The substrate can be cut in half though the plated holes to provide two substrates with plated multi-surface edge pads including the cutouts for mounting to the motherboard.
-
公开(公告)号:US20180026018A1
公开(公告)日:2018-01-25
申请号:US15393083
申请日:2016-12-28
Applicant: Invensas Corporation
Inventor: Min Tao , Hoki Kim , Ashok S. Prabhu , Zhuowen Sun , Wael Zohni , Belgacem Haba
IPC: H01L25/10 , H01L25/00 , H01L25/065
CPC classification number: H01L25/0657 , H01L21/4853 , H01L21/4857 , H01L21/486 , H01L21/52 , H01L21/565 , H01L23/3114 , H01L23/3128 , H01L23/3157 , H01L23/5283 , H01L23/5383 , H01L23/5384 , H01L23/5386 , H01L23/5389 , H01L24/02 , H01L24/09 , H01L24/46 , H01L24/49 , H01L24/83 , H01L25/0652 , H01L25/071 , H01L25/105 , H01L25/112 , H01L25/18 , H01L25/50 , H01L2224/02331 , H01L2224/02379 , H01L2224/0401 , H01L2224/04042 , H01L2224/16225 , H01L2224/16227 , H01L2224/16235 , H01L2224/32225 , H01L2225/06506 , H01L2225/06513 , H01L2225/06517 , H01L2225/06544 , H01L2225/06548 , H01L2225/06555 , H01L2225/06589 , H01L2225/1023 , H01L2225/1035 , H01L2225/1041 , H01L2225/1052 , H01L2225/1058 , H01L2225/1088 , H01L2924/15151 , H01L2924/15192 , H01L2924/15311 , H01L2924/18161 , H01L2924/19107
Abstract: Package-on-package (“PoP”) devices with multiple levels and methods therefor are disclosed. In a PoP device, a first integrated circuit die is surface mount coupled to an upper surface of a package substrate. First and second conductive lines are coupled to the upper surface of the package substrate respectively at different heights in a fan-out region. A first molding layer is formed over the upper surface of the package substrate. A first and a second wafer-level packaged microelectronic component are located above an upper surface of the first molding layer respectively surface mount coupled to a first and a second set of upper portions of the first conductive lines. A third and a fourth wafer-level packaged microelectronic component are located above the first and the second wafer-level packaged microelectronic component respectively surface mount coupled to a first and a second set of upper portions of the second conductive lines.
-
公开(公告)号:US20180026019A1
公开(公告)日:2018-01-25
申请号:US15393112
申请日:2016-12-28
Applicant: Invensas Corporation
Inventor: Min Tao , Hoki Kim , Ashok S. Prabhu , Zhuowen Sun , Wael Zohni , Belgacem Haba
CPC classification number: H01L25/0657 , H01L21/4853 , H01L21/4857 , H01L21/486 , H01L21/52 , H01L21/565 , H01L23/3114 , H01L23/3128 , H01L23/3157 , H01L23/5283 , H01L23/5383 , H01L23/5384 , H01L23/5386 , H01L23/5389 , H01L24/02 , H01L24/09 , H01L24/46 , H01L24/49 , H01L24/83 , H01L25/0652 , H01L25/071 , H01L25/105 , H01L25/112 , H01L25/18 , H01L25/50 , H01L2224/02331 , H01L2224/02379 , H01L2224/0401 , H01L2224/04042 , H01L2224/16225 , H01L2224/16227 , H01L2224/16235 , H01L2224/32225 , H01L2225/06506 , H01L2225/06513 , H01L2225/06517 , H01L2225/06544 , H01L2225/06548 , H01L2225/06555 , H01L2225/06589 , H01L2225/1023 , H01L2225/1035 , H01L2225/1041 , H01L2225/1052 , H01L2225/1058 , H01L2225/1088 , H01L2924/15151 , H01L2924/15192 , H01L2924/15311 , H01L2924/18161 , H01L2924/19107
Abstract: Package-on-package (“PoP”) devices with WLP (“WLP”) components with dual RDLs (“RDLs”) for surface mount dies and methods therefor. In a PoP, a first IC die surface mount coupled to an upper surface of a package substrate. Conductive lines are coupled to the upper surface of the package substrate in a fan-out region. A molding layer is formed over the upper surface of the package substrate. A first and a second WLP microelectronic component are located at a same level above an upper surface of the molding layer respectively surface mount coupled to sets of upper portions of the conductive lines. Each of the first and the second WLP microelectronic components have a second IC die located between a first RDL and a second RDL. A third and a fourth IC die are respectively surface mount coupled over the first and the second WLP microelectronic components.
-
公开(公告)号:US20180026017A1
公开(公告)日:2018-01-25
申请号:US15393068
申请日:2016-12-28
Applicant: Invensas Corporation
Inventor: Min Tao , Hoki Kim , Ashok S. Prabhu , Zhuowen Sun , Wael Zohni , Belgacem Haba
CPC classification number: H01L25/0657 , H01L21/4853 , H01L21/4857 , H01L21/486 , H01L21/52 , H01L21/565 , H01L23/3114 , H01L23/3128 , H01L23/3157 , H01L23/5283 , H01L23/5383 , H01L23/5384 , H01L23/5386 , H01L23/5389 , H01L24/02 , H01L24/09 , H01L24/46 , H01L24/49 , H01L24/83 , H01L25/0652 , H01L25/071 , H01L25/105 , H01L25/112 , H01L25/18 , H01L25/50 , H01L2224/02331 , H01L2224/02379 , H01L2224/0401 , H01L2224/04042 , H01L2224/16225 , H01L2224/16227 , H01L2224/16235 , H01L2224/32225 , H01L2225/06506 , H01L2225/06513 , H01L2225/06517 , H01L2225/06544 , H01L2225/06548 , H01L2225/06555 , H01L2225/06589 , H01L2225/1023 , H01L2225/1035 , H01L2225/1041 , H01L2225/1052 , H01L2225/1058 , H01L2225/1088 , H01L2924/15151 , H01L2924/15192 , H01L2924/15311 , H01L2924/18161 , H01L2924/19107
Abstract: Dies-on-package devices and methods therefor are disclosed. In a dies-on-package device, a first IC die is surface mount coupled to an upper surface of a package substrate. Conductive lines are coupled to the upper surface of the package substrate in a fan-out region with respect to the first IC die. A molding layer is formed over the upper surface of the package substrate, around sidewall surfaces of the first IC die, and around bases and shafts of the conductive lines. A plurality of second IC dies is located at a same level above an upper surface of the molding layer respectively surface mount coupled to sets of upper portions of the conductive lines. The plurality of second IC dies are respectively coupled to the sets of the conductive lines in middle third portions respectively of the plurality of second IC dies for corresponding fan-in regions thereof.
-
公开(公告)号:US20180026016A1
公开(公告)日:2018-01-25
申请号:US15393119
申请日:2016-12-28
Applicant: Invensas Corporation
Inventor: Min Tao , Hoki Kim , Ashok S. Prabhu , Zhuowen Sun , Wael Zohni , Belgacem Haba
CPC classification number: H01L25/0657 , H01L21/4853 , H01L21/4857 , H01L21/486 , H01L21/52 , H01L21/565 , H01L23/3114 , H01L23/3128 , H01L23/3157 , H01L23/5283 , H01L23/5383 , H01L23/5384 , H01L23/5386 , H01L23/5389 , H01L24/02 , H01L24/09 , H01L24/46 , H01L24/49 , H01L24/83 , H01L25/0652 , H01L25/071 , H01L25/105 , H01L25/112 , H01L25/18 , H01L25/50 , H01L2224/02331 , H01L2224/02379 , H01L2224/0401 , H01L2224/04042 , H01L2224/16225 , H01L2224/16227 , H01L2224/16235 , H01L2224/32225 , H01L2225/06506 , H01L2225/06513 , H01L2225/06517 , H01L2225/06544 , H01L2225/06548 , H01L2225/06555 , H01L2225/06589 , H01L2225/1023 , H01L2225/1035 , H01L2225/1041 , H01L2225/1052 , H01L2225/1058 , H01L2225/1088 , H01L2924/15151 , H01L2924/15192 , H01L2924/15311 , H01L2924/18161 , H01L2924/19107
Abstract: Package-on-package (“PoP”) devices with upper RDLs of WLP (“WLP”) components and methods therefor are disclosed. In a PoP device, a first IC die is surface mount coupled to an upper surface of the package substrate. Conductive lines are coupled to the upper surface of the package substrate in a fan-out region with reference to the first IC. A molding layer is formed over the upper surface of the package substrate. A first and a second WLP microelectronic component is located at a same level above an upper surface of the molding layer respectively surface mount coupled to sets of upper portions of the conductive lines. Each of the first and the second WLP microelectronic components have a second IC die located below a first RDL respectively thereof. A third and a fourth IC die are respectively surface mount coupled over the first and the second WLP microelectronic components.
-
公开(公告)号:US10354976B2
公开(公告)日:2019-07-16
申请号:US15393068
申请日:2016-12-28
Applicant: Invensas Corporation
Inventor: Min Tao , Hoki Kim , Ashok S. Prabhu , Zhuowen Sun , Wael Zohni , Belgacem Haba
IPC: H01L21/48 , H01L25/065 , H01L21/52 , H01L21/56 , H01L23/31 , H01L23/00 , H01L25/00 , H01L23/528 , H01L25/07 , H01L25/11 , H01L23/538 , H01L25/10 , H01L25/18
Abstract: Dies-on-package devices and methods therefor are disclosed. In a dies-on-package device, a first IC die is surface mount coupled to an upper surface of a package substrate. Conductive lines are coupled to the upper surface of the package substrate in a fan-out region with respect to the first IC die. A molding layer is formed over the upper surface of the package substrate, around sidewall surfaces of the first IC die, and around bases and shafts of the conductive lines. A plurality of second IC dies is located at a same level above an upper surface of the molding layer respectively surface mount coupled to sets of upper portions of the conductive lines. The plurality of second IC dies are respectively coupled to the sets of the conductive lines in middle third portions respectively of the plurality of second IC dies for corresponding fan-in regions thereof.
-
公开(公告)号:US09991235B2
公开(公告)日:2018-06-05
申请号:US15393119
申请日:2016-12-28
Applicant: Invensas Corporation
Inventor: Min Tao , Hoki Kim , Ashok S. Prabhu , Zhuowen Sun , Wael Zohni , Belgacem Haba
CPC classification number: H01L25/0657 , H01L21/4853 , H01L21/4857 , H01L21/486 , H01L21/52 , H01L21/565 , H01L23/3114 , H01L23/3128 , H01L23/3157 , H01L23/5283 , H01L23/5383 , H01L23/5384 , H01L23/5386 , H01L23/5389 , H01L24/02 , H01L24/09 , H01L24/46 , H01L24/49 , H01L24/83 , H01L25/0652 , H01L25/071 , H01L25/105 , H01L25/112 , H01L25/18 , H01L25/50 , H01L2224/02331 , H01L2224/02379 , H01L2224/0401 , H01L2224/04042 , H01L2224/16225 , H01L2224/16227 , H01L2224/16235 , H01L2224/32225 , H01L2225/06506 , H01L2225/06513 , H01L2225/06517 , H01L2225/06544 , H01L2225/06548 , H01L2225/06555 , H01L2225/06589 , H01L2225/1023 , H01L2225/1035 , H01L2225/1041 , H01L2225/1052 , H01L2225/1058 , H01L2225/1088 , H01L2924/15151 , H01L2924/15192 , H01L2924/15311 , H01L2924/18161 , H01L2924/19107
Abstract: Package-on-package (“PoP”) devices with upper RDLs of WLP (“WLP”) components and methods therefor are disclosed. In a PoP device, a first IC die is surface mount coupled to an upper surface of the package substrate. Conductive lines are coupled to the upper surface of the package substrate in a fan-out region with reference to the first IC. A molding layer is formed over the upper surface of the package substrate. A first and a second WLP microelectronic component is located at a same level above an upper surface of the molding layer respectively surface mount coupled to sets of upper portions of the conductive lines. Each of the first and the second WLP microelectronic components have a second IC die located below a first RDL respectively thereof. A third and a fourth IC die are respectively surface mount coupled over the first and the second WLP microelectronic components.
-
公开(公告)号:US20180025987A1
公开(公告)日:2018-01-25
申请号:US15393048
申请日:2016-12-28
Applicant: Invensas Corporation
Inventor: Min Tao , Hoki Kim , Ashok S. Prabhu , Zhuowen Sun , Wael Zohni , Belgacem Haba
CPC classification number: H01L25/0657 , H01L21/4853 , H01L21/4857 , H01L21/486 , H01L21/52 , H01L21/565 , H01L23/3114 , H01L23/3128 , H01L23/3157 , H01L23/5283 , H01L23/5383 , H01L23/5384 , H01L23/5386 , H01L23/5389 , H01L24/02 , H01L24/09 , H01L24/46 , H01L24/49 , H01L24/83 , H01L25/0652 , H01L25/071 , H01L25/105 , H01L25/112 , H01L25/18 , H01L25/50 , H01L2224/02331 , H01L2224/02379 , H01L2224/0401 , H01L2224/04042 , H01L2224/16225 , H01L2224/16227 , H01L2224/16235 , H01L2224/32225 , H01L2225/06506 , H01L2225/06513 , H01L2225/06517 , H01L2225/06544 , H01L2225/06548 , H01L2225/06555 , H01L2225/06589 , H01L2225/1023 , H01L2225/1035 , H01L2225/1041 , H01L2225/1052 , H01L2225/1058 , H01L2225/1088 , H01L2924/15151 , H01L2924/15192 , H01L2924/15311 , H01L2924/18161 , H01L2924/19107
Abstract: Wafer-level packaged components are disclosed. In a wafer-level-packaged, an integrated circuit die has first contacts in an inner third region of a surface of the integrated circuit die. A redistribution layer has second contacts in an inner third region of a first surface of the redistribution layer and third contacts in an outer third region of a second surface of the redistribution layer opposite the first surface thereof. The second contacts of the redistribution layer are coupled for electrical conductivity to the first contacts of the integrated circuit die with the surface of the integrated circuit die face-to-face with the first surface of the redistribution layer. The third contacts are offset from the second contacts for being positioned in a fan-out region for association at least with the outer third region of the second surface of the redistribution layer, the third contacts being surface mount contacts.
-
10.
公开(公告)号:US10354945B2
公开(公告)日:2019-07-16
申请号:US15660718
申请日:2017-07-26
Applicant: Invensas Corporation
Inventor: Rajesh Katkar , Min Tao , Javier A. Delacruz , Hoki Kim , Akash Agrawal
IPC: H05K1/11 , H05K1/14 , H05K1/18 , H05K3/34 , H05K3/36 , H01L21/48 , H01L23/00 , H01L23/13 , H01L25/10 , H01L23/498
Abstract: Multi-surface edge pads for vertical mount packages and methods of making package stacks are provided. Example substrates for vertical surface mount to a motherboard have multi-surface edge pads. The vertical mount substrates may be those of a laminate-based FlipNAND. The multi-surface edge pads have cutouts or recesses that expose more surfaces and more surface area of the substrate for bonding with the motherboard. The cutouts in the edge pads allow more solder to be used between the attachment surface of the substrate and the motherboard. The placement and geometry of the resulting solder joint is stronger and has less internal stress than conventional solder joints for vertical mounting. In an example process, blind holes can be drilled into a thickness of a substrate, and the blind holes plated with metal. The substrate can be cut in half though the plated holes to provide two substrates with plated multi-surface edge pads including the cutouts for mounting to the motherboard.
-
-
-
-
-
-
-
-
-