-
公开(公告)号：US20250151444A1
公开(公告)日：2025-05-08
申请号：US19015141
申请日：2025-01-09
Applicant: Raytheon Company
Inventor： David J. Gulbransen , Sean P. Kilcoyne , Eric R. Miller , Matthew D. Chambers , Eric J. Beuville , Andrew E. Gin , Adam M. Kennedy
Abstract: A focal plane array includes a mosaic integrated circuit device having a plurality of discrete integrated circuit tiles mounted on a motherboard. The focal plane array includes an optically continuous detector array electrically connected to the mosaic integrated circuit device with an interposer disposed therebetween. The interposer is configured to adjust a pitch of the continuous detector array to match a pitch of each of the plurality of discrete integrated circuit tiles so that the optical gaps between each of the plurality of integrated circuit tiles on the motherboard are minimized and the detector array is optically continuous, having high yield over the large format focal plane array.
-
公开(公告)号：US11871131B2
公开(公告)日：2024-01-09
申请号：US17396436
申请日：2021-08-06
Applicant: Raytheon Company
Inventor： David J. Gulbransen , Jae H. Kyung , Chaffra A. Affouda
IPC: H04N25/702 , G06T3/40 , H04N25/75
CPC classification number: H04N25/702 , G06T3/40 , H04N25/75
Abstract: An apparatus includes a sensor having an array of detectors. The sensor is configured to assign multiple detectors to a detector group corresponding to a block pixel. The sensor is also configured, for each frame of a set of frames, to apply a specified one of a set of mask patterns in order to select outputs of the detectors in the detector group and aggregate the selected outputs of the detectors in the detector group to determine pixel information for the block pixel. The apparatus also includes at least one processor configured to generate the frames using the pixel information for the block pixel, and upscale the portion of the at least one of the frames using the set of mask patterns to identify native pixels within the block pixel.
-
公开(公告)号：US20240187749A1
公开(公告)日：2024-06-06
申请号：US18072932
申请日：2022-12-01
Applicant: Raytheon Company
Inventor： David J. Gulbransen , Jae Hyun Kyung , Christian M. Boemler
IPC: H04N25/443 , H04N25/441 , H04N25/704 , H04N25/707 , H04N25/78
CPC classification number: H04N25/443 , H04N25/441 , H04N25/704 , H04N25/707 , H04N25/78
Abstract: A sensing system includes a focal plane array, a detector dual-input circuit, a detector selector circuit and a select module. The focal plane array includes a plurality of detectors. The detector dual-input circuit combines outputs from the detectors received at a first input channel without outputs received at a second input channel. The detector selector circuit establishes a first signal path between the detectors and the first input channel and a second signal path between the detectors and the second input channel. The detector selector circuit includes a mask that maps the detectors to a first detector group or a second detector group. Based on the mask designation, the select module connects one or more of the detectors to the first signal path to establish the first detector group and connects one or more of the detectors to the second signal path to establish the second detector group.
-
Patent Agency Ranking
公开(公告)号：US20220310690A1
公开(公告)日：2022-09-29
申请号：US17212085
申请日：2021-03-25
Applicant: Raytheon Company
Inventor： David J. Gulbransen , Sean P. Kilcoyne , Eric Miller , Matthew D. Chambers , Eric J. Beuville , Andrew E. Gin , Adam M. Kennedy
IPC: H01L27/146 , H01L21/66 , H01L23/00
Abstract: A focal plane array includes a mosaic integrated circuit device having a plurality of discrete integrated circuit tiles mounted on a motherboard. The focal plane array includes an optically continuous detector array electrically connected to the mosaic integrated circuit device with an interposer disposed therebetween. The interposer is configured to adjust a pitch of the continuous detector array to match a pitch of each of the plurality of discrete integrated circuit tiles so that the optical gaps between each of the plurality of integrated circuit tiles on the motherboard are minimized and the detector array is optically continuous, having high yield over the large format focal plane array.
-
公开(公告)号：US12261186B2
公开(公告)日：2025-03-25
申请号：US17212085
申请日：2021-03-25
Applicant: Raytheon Company
Inventor： David J. Gulbransen , Sean P. Kilcoyne , Eric Miller , Matthew D. Chambers , Eric J. Beuville , Andrew E. Gin , Adam M. Kennedy
IPC: H01L25/00 , H01L21/66 , H01L23/00 , H01L27/146
Abstract: A focal plane array includes a mosaic integrated circuit device having a plurality of discrete integrated circuit tiles mounted on a motherboard. The focal plane array includes an optically continuous detector array electrically connected to the mosaic integrated circuit device with an interposer disposed therebetween. The interposer is configured to adjust a pitch of the continuous detector array to match a pitch of each of the plurality of discrete integrated circuit tiles so that the optical gaps between each of the plurality of integrated circuit tiles on the motherboard are minimized and the detector array is optically continuous, having high yield over the large format focal plane array.
-
公开(公告)号：US20230045356A1
公开(公告)日：2023-02-09
申请号：US17396436
申请日：2021-08-06
Applicant: Raytheon Company
Inventor： David J. Gulbransen , Jae H. Kyung , Chaffra A. Affouda
Abstract: An apparatus includes a sensor having an array of detectors. The sensor is configured to assign multiple detectors to a detector group corresponding to a block pixel. The sensor is also configured, for each frame of a set of frames, to apply a specified one of a set of mask patterns in order to select outputs of the detectors in the detector group and aggregate the selected outputs of the detectors in the detector group to determine pixel information for the block pixel. The apparatus also includes at least one processor configured to generate the frames using the pixel information for the block pixel, and upscale the portion of the at least one of the frames using the set of mask patterns to identify native pixels within the block pixel.
-
公开(公告)号：US11303839B1
公开(公告)日：2022-04-12
申请号：US17062875
申请日：2020-10-05
Applicant: Raytheon Company
Inventor： David J. Gulbransen , Jae H. Kyung
Abstract: Methods and apparatus for a sensing system having a focal plane array having an n×m array of sensing elements and a single output pixel and a mask to select or deselect ones of the sensing elements in the array to form patterns, wherein the mask forms a part of the focal plane array.
-
公开(公告)号：US20220109801A1
公开(公告)日：2022-04-07
申请号：US17062875
申请日：2020-10-05
Applicant: Raytheon Company
Inventor： David J. Gulbransen , Jae H. Kyung
Abstract: Methods and apparatus for a sensing system having a focal plane array having an n×m array of sensing elements and a single output pixel and a mask to select or deselect ones of the sensing elements in the array to form patterns, wherein the mask forms a part of the focal plane array.
-
-
-
-
-
-
-
Search Results
8
records
(took 0.01 seconds)
