Layout parasitics and device parameter prediction using graph neural networks
Abstract:
A graph neural network to predict net parasitics and device parameters by transforming circuit schematics into heterogeneous graphs and performing predictions on the graphs. The system may achieve an improved prediction rate and reduce simulation errors.
Information query
Patent Agency Ranking
0/0