中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

5 records (took 0.021 seconds)

    FLAT-PANEL DISPLAY WITH INTENSITY CONTROL TO REDUCE LIGHT-CENTROID SHIFTING
    2.
    发明申请
    FLAT-PANEL DISPLAY WITH INTENSITY CONTROL TO REDUCE LIGHT-CENTROID SHIFTING 审中-公开
    带强度控制的平板显示器可减少光线偏移

    公开(公告)号：WO0002081A3

    公开(公告)日：2000-04-20

    申请号：PCT/US9914679

    申请日：1999-06-29

    Applicant: CANDESCENT TECH CORP

    Inventor： SCHROPP DONALD R JR ,  FIELD JOHN E ,  DUNPHY JAMES C ,  PAN LAWRENCE S ,  MORRIS DAVID L ,  BESSER RONALD S ,  SPINDT CHRISTOPHER J

    IPC: H01J29/04 ,  H01J29/02 ,  H01J29/32 ,  H01J29/48 ,  H01J29/62 ,  H01J29/87 ,  H01J31/12 ,  H01J19/38

    CPC classification number: H01J29/028 ,  H01J29/467 ,  H01J29/481 ,  H01J31/127 ,  H01J2201/025 ,  H01J2329/8625

    Abstract: The intensity at which electrons emitted by a first plate structure (10) in a slat-panel display strike a second plate structure (12) for causing it to emit light is controlled so as to reduce image degradation that could otherwise arise from undesired electron-trajectory changes caused by effects such as the presence of a spacer system (14) between the plate structures. An electron-emissive region (20) in the first plate structure typically contains multiple laterally separated electron-emissive portions (201 and 202) for selectively emitting electrons. An electron-focusing system in the first plate structure has corresponding focus openings (40p1 and 40p2) through which electrons emitted by the electron-emissive portions respectively pass. Upon being struck by the so-emitted electrons, a light-emissive region (22) in the second plate structure emits light to produce at least part of a dot of the display's image.

    Abstract translation: 通过板条显示器中的第一板结构（10）发射的电子撞击第二板结构（12）以使其发射光的强度被控制，以便减少否则可能由不希望的电子 - 由诸如在板结构之间存在间隔系统（14）的效应引起的轨迹变化。 第一板结构中的电子发射区域（20）通常包含多个横向分离的电子发射部分（201和202），用于选择性地发射电子。 第一板结构中的电子聚焦系统具有对应的聚焦开口（40p1和40p2），由电子发射部分发射的电子分别通过聚焦开口（40p1和40p2）。 在被如此发射的电子撞击时，第二板结构中的发光区域（22）发光以产生显示器图像的点的至少一部分。

    VOLTAGE RATIO REGULATOR SYSTEM
    5.
    发明公开
    VOLTAGE RATIO REGULATOR SYSTEM 审中-公开
    VOLTSPANNUNGSREGLERSYSTEM

    公开(公告)号：EP1092181A4

    公开(公告)日：2005-07-13

    申请号：EP99912865

    申请日：1999-03-23

    Applicant: CANDESCENT TECH CORP

    Inventor： DUNPHY JAMES C ,  SCHROPP DONALD R JR

    IPC: G09G3/20 ,  G05F1/10 ,  G09G3/22 ,  H01J29/02 ,  H01J31/12 ,  G05F1/00

    CPC classification number: G09G3/22 ,  G09G2300/043 ,  H01J29/028 ,  H01J31/127 ,  H01J2329/8625 ,  H01J2329/864 ,  H01J2329/8645

    Abstract: A voltage ratio regulator circuit (300) for a spacer electrode (140) of a flat panel display screen. Within one implementation of a field emission display (FED) device (100), thin spacer walls (130) are inserted between a high voltage (Vh) faceplate (120) and a backplate (164) to secure these structures are a vacuum is formed between. The faceplate (120) warms relative to the backplate (164) as a result of energy released by a phosphor layer, thereby generating a temperature gradient along the spacer walls (130). The top portion of each spacer wall (130) becomes more conductive with increased temperature and acts to attract electrons that are emitted toward the faceplate (120). To counter this attraction, a spacer electrode (140) is placed along each spacer wall (130) at a height, d, above the backplate (164) and maintained at a voltage, Ve. The spacer electrode (140) at Ve and the high voltage supply (250) at Vh are both coupled to a voltage ratio regulator circuit (300) which maintains the ratio (Ve/Vh) using voltage dividers (R1, R2, R10 and R11, R3), an operational amplifier (310) and other circuitry. The voltage ratio regulator (300) compensates for variations in voltage supply performance. The time constants (R1, C1 and R3, C3) of the voltage ratio regulator circuit (300) is tuned to be near or slightly faster than the time constant of the inherent resistance (RW1, RW2) and capacitance (CW1, CW2) of the spacer wall (130). The invention improves the electron path accuracy for pixels located near spacer walls.

    Abstract translation: 一种用于平板显示屏的间隔电极的电压比调节器电路。 在场致发射显示器（FED）器件的一个实施方案中，在高电压（Vh）面板和背板之间插入薄间隔壁，以在两者之间形成真空来固定这些结构。 面板上的荧光体层接收从背板（阴极）离散的电子发射区域选择性地发射的电子，从而在面板上形成图像。 作为由荧光体层释放的能量的结果，面板相对于背板加热，从而沿着间隔壁产生温度梯度。 每个间隔壁的顶部在升高的温度下变得更加导电并用于吸引向面板发射的电子。 为了抵抗这种吸引力，沿着每个间隔壁沿着背板上方的高度d放置间隔电极并保持在电压Ve。 所有间隔壁的电极连接在一起。 Ve处的间隔电极和Vh处的高电压源都耦合到电压比调节器电路，其使用分压器，运算放大器和其它电路保持比率（Ve / Vh）。 电压比调节器补偿电压供应性能的变化。 电压比常规电路的时间常数被调谐为接近或略快于间隔壁的固有电阻和电容的时间常数。 本发明还可以校正间隔壁上的电压误差的其它来源。 本发明改善了靠近隔离墙的像素的电子路径精度。

Patent Agency Ranking