中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

44 records (took 0.038 seconds)

    DATA RETURNED RESPONSIVE TO EXECUTING A START SUBCHANNEL INSTRUCTION
    24.
    发明专利
    DATA RETURNED RESPONSIVE TO EXECUTING A START SUBCHANNEL INSTRUCTION 未知

    公开(公告)号：CA2819161A1

    公开(公告)日：2012-12-13

    申请号：CA2819161

    申请日：2012-05-25

    Applicant: IBM

    Inventor： SZWED PETER KENNETH ,  OAKES KENNETH JAMES ,  SUTTON PETER GRIMM ,  DRIEVER PETER DANA ,  YUDENFRIEND HARRY ,  GLASSEN STEVEN GARDNER

    IPC: G06F13/12 ,  G06F13/28

    Abstract: Provided is a method of executing a Start Subchannel instruction in a computing environment comprising main storage and storage class memory, said method comprising: responsive to determining that a subchannel identified by the Start Subchannel instruction is an Asynchronous Data Mover (ADM) subchannel, performing: obtaining an operation request block from main storage, the operation request block comprising an address of an operation block; based on the address of the operation block, obtaining the operation block from main storage, the operation block consisting of a request block, a response block, and one or more first move specification blocks (MSBs), wherein the request block comprises an MSB count field having a value indicating the number of one or more MSBs included in and referenced by the operation block, wherein the response block is configured to hold exception conditions, wherein each move specification block is configured to include an operation code field, a block count field, a main storage address field for addressing main storage, a storage class memory address field for addressing storage class memory, a block size field and a flags field; obtaining a move specification block of the one or more move specification blocks; determining based on the operation code in the obtained move specification block an operation that the obtained move specification block is configured to perform on blocks of storage class memory; based on the move specification block, initiating the operation on the blocks of storage class memory associated with a storage class memory address of the storage class memory address field; and responsive to at least initiating the operation and encountering an exception condition, storing information within the response block, wherein the response block comprises an exception flags field, a field validity field, a failing MSB address field, a failing indirect data address word (AIDAW) address field, a failing main storage address field and a failing storage class memory address field, the information relating to one or more exceptions resulting from the operation, wherein the one or more exceptions are related to at least one of: main storage associated with a main storage address of the main storage address field, storage class memory associated with a storage class memory address of the storage class memory address field, or the obtained move specification block, and wherein the information includes an indication of an exception and additional information relating to the exception, the additional information specifying one or more address exceptions.

    VERFAHREN ZUM ERKENNEN ENTFERNT ANGEORDNETER KNOTEN UND ZUM ÜBERPRÜFEN SOWIE VERBINDEN VON ÜBERTRAGUNGSKANÄLEN
    25.
    发明专利
    VERFAHREN ZUM ERKENNEN ENTFERNT ANGEORDNETER KNOTEN UND ZUM ÜBERPRÜFEN SOWIE VERBINDEN VON ÜBERTRAGUNGSKANÄLEN 未知

    公开(公告)号：DE112018002049T5

    公开(公告)日：2020-01-09

    申请号：DE112018002049

    申请日：2018-07-04

    Applicant: IBM

    Inventor： LYONS MICHAEL PETER ,  SZWED PETER KENNETH ,  ERRICKSON RICHARD ,  LIU SEAN

    IPC: G06F15/16 ,  H04L45/02 ,  H04L45/42

    Abstract: Gemäß einer Ausführungsform werden ein Verfahren, ein Computersystem und ein Computerprogrammprodukt zum Vernetzen von Computern bereitgestellt. Die vorliegende Erfindung kann ein Verfahren zum Verwenden von MAC-Multicast-Prozeduren zum Erkennen einer Adressierbarkeit entfernt angeordneter Knoten und von InfiniBand-Protokollen beinhalten (InfiniBandund alle auf InfiniBandberuhenden Warenzeichen und Logos sind Warenzeichen oder eingetragene Warenzeichen von System I/O, Incorporated und/oder seinen angegliederten Unternehmen), um beim Implementieren von einem oder mehreren Übertragungskanälen Sätze von Warteschlangenpaaren zu verbinden, wobei das Verfahren aufweist: Vorbereiten von Hardware zum Verbinden von Punkt-zu-Punkt-Verbindungen zwischen Systemen; Erkennen von entfernt angeordneten Systemen auf der anderen Seite der Verbindungen durch einen Erkennungsprozess; Erzeugen von Verwaltungs-Datenverkehrswegen; Prüfen der Verbindung zwischen Knoten; Initiieren der zusätzlichen Datenflussschnittstelle; Aushandeln und Verbinden von Puffern; und Austauschen von Knotendeskriptoren.

    Data returned responsive to executing a start subchannel instruction
    28.
    发明专利
    Data returned responsive to executing a start subchannel instruction 未知

    公开(公告)号：AU2012266573B2

    公开(公告)日：2015-06-11

    申请号：AU2012266573

    申请日：2012-05-25

    Applicant: IBM

    Inventor： SZWED PETER KENNETH ,  OAKES KENNETH JAMES ,  SUTTON PETER GRIMM ,  DRIEVER PETER DANA ,  YUDENFRIEND HARRY ,  GLASSEN STEVEN GARDNER

    IPC: G06F13/12 ,  G06F13/28

    Abstract: Provided is a method of executing a Start Subchannel instruction in a computing environment comprising main storage and storage class memory, said method comprising: responsive to determining that a subchannel identified by the Start Subchannel instruction is an Asynchronous Data Mover (ADM) subchannel, performing: obtaining an operation request block from main storage, the operation request block comprising an address of an operation block; based on the address of the operation block, obtaining the operation block from main storage, the operation block consisting of a request block, a response block, and one or more first move specification blocks (MSBs), wherein the request block comprises an MSB count field having a value indicating the number of one or more MSBs included in and referenced by the operation block, wherein the response block is configured to hold exception conditions, wherein each move specification block is configured to include an operation code field, a block count field, a main storage address field for addressing main storage, a storage class memory address field for addressing storage class memory, a block size field and a flags field; obtaining a move specification block of the one or more move specification blocks; determining based on the operation code in the obtained move specification block an operation that the obtained move specification block is configured to perform on blocks of storage class memory; based on the move specification block, initiating the operation on the blocks of storage class memory associated with a storage class memory address of the storage class memory address field; and responsive to at least initiating the operation and encountering an exception condition, storing information within the response block, wherein the response block comprises an exception flags field, a field validity field, a failing MSB address field, a failing indirect data address word (AIDAW) address field, a failing main storage address field and a failing storage class memory address field, the information relating to one or more exceptions resulting from the operation, wherein the one or more exceptions are related to at least one of: main storage associated with a main storage address of the main storage address field, storage class memory associated with a storage class memory address of the storage class memory address field, or the obtained move specification block, and wherein the information includes an indication of an exception and additional information relating to the exception, the additional information specifying one or more address exceptions.

Patent Agency Ranking