-
公开(公告)号:IT8419881D0
公开(公告)日:1984-03-02
申请号:IT1988184
申请日:1984-03-02
Applicant: IBM
Inventor: BREWER JAMES ARTHUR , KUMMER DAVID ALLEN , LANGGOOD JOHN KENNEDY
Abstract: A six-layer printed circuit card has first, third and sixth layers which are signal carrying layers for interconnecting various components forming a personal computer. The second and fifth layers are both ground plane layers and the fourth layer of the card is a voltage plane. The components on the printed circuit card include eight input/output (I/O) connectors J1 - J8 to which eight other cards controlling various I/O devices can be connected. Seven of the eight I/O connectors are interconnected to a conventional I/O bus. The eighth connector J8 is interconnected to some lines of the I/O bus and to some lines of the signal carrying layers which form an internal bus.
-
公开(公告)号:IN178181B
公开(公告)日:1997-03-08
申请号:IN49DE1988D
申请日:1988-01-20
Applicant: IBM
Inventor: HEATH CHESTER ASBURY , LANGGOOD JOHN KENNEDY , VALLI RONALD EUGENE
IPC: G06K21/00
-
公开(公告)号:FI93585C
公开(公告)日:1995-04-25
申请号:FI880656
申请日:1988-02-12
Applicant: IBM
Inventor: HEATH CHESTER ASBURY , LANGGOOD JOHN KENNEDY , VALLI RONALD EUGENE
-
公开(公告)号:DK169366B1
公开(公告)日:1994-10-10
申请号:DK135888
申请日:1988-03-11
Applicant: IBM
Inventor: HEATH CHESTER ASBURY , LANGGOOD JOHN KENNEDY , VALLI RONALD EUGENE
IPC: G06F1/00 , G06F1/18 , G06F1/24 , G06F13/14 , G06F9/44 , G06F9/445 , G06F11/22 , G06F12/06 , G06F15/177 , G06K17/00 , G06F13/10
Abstract: A data processing system includes a central processing unit (CPU), a main memory unit, and input/output (I/O) sockets, each adapted to receive a selected one of a plurality of different and/or similar option cards. Each card contains (or is connected to) and controls a respective peripheral device, and each card is pre-wired with an ID value corresponding to its card type. Programmable option registers on each card store parameters such as address information, priority levels, and other system resource parameters. A setup routine, during initial power-on, retrieves and stores the appropriate parameters in the I/O cards and also in socket locations in main memory, one location being assigned to each input/output socket. Each socket location is adapted to hold the parameters associated with the card inserted in its respective socket and the card ID value. That portion of main memory containing the socket locations is adapted to maintain the parameter and ID information by means of battery power when system power fails or is disconnected, i.e., a non-volatile memory portion. Subsequent power-on routines are simplified by merely transferring parameters from the memory to the card registers if the status of all the sockets has not changed since the last power-down.
-
公开(公告)号:DE3881414D1
公开(公告)日:1993-07-08
申请号:DE3881414
申请日:1988-03-08
Applicant: IBM
Inventor: HEATH CHESTER ASBURY , LANGGOOD JOHN KENNEDY , VALLI RONALD EUGENE
IPC: G06F13/14 , G06F1/00 , G06F1/18 , G06F1/24 , G06F9/44 , G06F9/445 , G06F11/22 , G06F12/06 , G06F15/177 , G06K17/00
Abstract: A data processing system includes a central processing unit (CPU), a main memory unit, and input/output (I/O) sockets, each adapted to receive a selected one of a plurality of different and/or similar option cards. Each card contains (or is connected to) and controls a respective peripheral device, and each card is pre-wired with an ID value corresponding to its card type. Programmable option registers on each card store parameters such as address information, priority levels, and other system resource parameters. A setup routine, during initial power-on, retrieves and stores the appropriate parameters in the I/O cards and also in socket locations in main memory, one location being assigned to each input/output socket. Each socket location is adapted to hold the parameters associated with the card inserted in its respective socket and the card ID value. That portion of main memory containing the socket locations is adapted to maintain the parameter and ID information by means of battery power when system power fails or is disconnected, i.e., a non-volatile memory portion. Subsequent power-on routines are simplified by merely transferring parameters from the memory to the card registers if the status of all the sockets has not changed since the last power-down.
-
公开(公告)号:NZ223454A
公开(公告)日:1992-09-25
申请号:NZ22345488
申请日:1988-02-09
Applicant: IBM
Inventor: HEATH CHESTER ASBURY , LANGGOOD JOHN KENNEDY , VALLI RONALD EUGENE
IPC: G06F1/00 , G06F1/18 , G06F1/24 , G06F13/14 , G06F9/44 , G06F9/445 , G06F11/22 , G06F12/06 , G06F15/177 , G06K17/00 , G06F13/00 , G06F11/00
Abstract: A data processing system includes a central processing unit (CPU), a main memory unit, and input/output (I/O) sockets, each adapted to receive a selected one of a plurality of different and/or similar option cards. Each card contains (or is connected to) and controls a respective peripheral device, and each card is pre-wired with an ID value corresponding to its card type. Programmable option registers on each card store parameters such as address information, priority levels, and other system resource parameters. A setup routine, during initial power-on, retrieves and stores the appropriate parameters in the I/O cards and also in socket locations in main memory, one location being assigned to each input/output socket. Each socket location is adapted to hold the parameters associated with the card inserted in its respective socket and the card ID value. That portion of main memory containing the socket locations is adapted to maintain the parameter and ID information by means of battery power when system power fails or is disconnected, i.e., a non-volatile memory portion. Subsequent power-on routines are simplified by merely transferring parameters from the memory to the card registers if the status of all the sockets has not changed since the last power-down.
-
公开(公告)号:AU602388B2
公开(公告)日:1990-10-11
申请号:AU1273888
申请日:1988-03-07
Applicant: IBM
Inventor: HEATH CHESTER ASBURY , LANGGOOD JOHN KENNEDY , VALLI RONALD EUGENE
IPC: G06F13/14 , G06F1/00 , G06F1/18 , G06F1/24 , G06F9/44 , G06F9/445 , G06F11/22 , G06F12/06 , G06F15/177 , G06K17/00 , G06F12/16 , G06F13/12 , G06F12/00
Abstract: A data processing system includes a central processing unit (CPU), a main memory unit, and input/output (I/O) sockets, each adapted to receive a selected one of a plurality of different and/or similar option cards. Each card contains (or is connected to) and controls a respective peripheral device, and each card is pre-wired with an ID value corresponding to its card type. Programmable option registers on each card store parameters such as address information, priority levels, and other system resource parameters. A setup routine, during initial power-on, retrieves and stores the appropriate parameters in the I/O cards and also in socket locations in main memory, one location being assigned to each input/output socket. Each socket location is adapted to hold the parameters associated with the card inserted in its respective socket and the card ID value. That portion of main memory containing the socket locations is adapted to maintain the parameter and ID information by means of battery power when system power fails or is disconnected, i.e., a non-volatile memory portion. Subsequent power-on routines are simplified by merely transferring parameters from the memory to the card registers if the status of all the sockets has not changed since the last power-down.
-
公开(公告)号:DK135888A
公开(公告)日:1988-09-14
申请号:DK135888
申请日:1988-03-11
Applicant: IBM
Inventor: HEATH CHESTER ASBURY , LANGGOOD JOHN KENNEDY , VALLI RONALD EUGENE
IPC: G06F1/00 , G06F1/18 , G06F13/14 , G06F1/24 , G06F9/44 , G06F9/445 , G06F11/22 , G06F12/06 , G06F15/177 , G06K17/00 , G06F12/00 , G06F13/00
Abstract: A data processing system includes a central processing unit (CPU), a main memory unit, and input/output (I/O) sockets, each adapted to receive a selected one of a plurality of different and/or similar option cards. Each card contains (or is connected to) and controls a respective peripheral device, and each card is pre-wired with an ID value corresponding to its card type. Programmable option registers on each card store parameters such as address information, priority levels, and other system resource parameters. A setup routine, during initial power-on, retrieves and stores the appropriate parameters in the I/O cards and also in socket locations in main memory, one location being assigned to each input/output socket. Each socket location is adapted to hold the parameters associated with the card inserted in its respective socket and the card ID value. That portion of main memory containing the socket locations is adapted to maintain the parameter and ID information by means of battery power when system power fails or is disconnected, i.e., a non-volatile memory portion. Subsequent power-on routines are simplified by merely transferring parameters from the memory to the card registers if the status of all the sockets has not changed since the last power-down.
-
公开(公告)号:NO880605D0
公开(公告)日:1988-02-11
申请号:NO880605
申请日:1988-02-11
Applicant: IBM
Inventor: HEATH CHESTER ASBURY , LANGGOOD JOHN KENNEDY , VALLI RONALD EUGENE
IPC: G06F1/00 , G06F13/14 , G06F1/18 , G06F1/24 , G06F9/44 , G06F9/445 , G06F11/22 , G06F12/06 , G06F15/177 , G06K17/00 , G06F
Abstract: A data processing system includes a central processing unit (CPU), a main memory unit, and input/output (I/O) sockets, each adapted to receive a selected one of a plurality of different and/or similar option cards. Each card contains (or is connected to) and controls a respective peripheral device, and each card is pre-wired with an ID value corresponding to its card type. Programmable option registers on each card store parameters such as address information, priority levels, and other system resource parameters. A setup routine, during initial power-on, retrieves and stores the appropriate parameters in the I/O cards and also in socket locations in main memory, one location being assigned to each input/output socket. Each socket location is adapted to hold the parameters associated with the card inserted in its respective socket and the card ID value. That portion of main memory containing the socket locations is adapted to maintain the parameter and ID information by means of battery power when system power fails or is disconnected, i.e., a non-volatile memory portion. Subsequent power-on routines are simplified by merely transferring parameters from the memory to the card registers if the status of all the sockets has not changed since the last power-down.
-
公开(公告)号:FR2557754B3
公开(公告)日:1986-01-03
申请号:FR8321051
申请日:1983-12-28
Applicant: IBM
Inventor: BREWER JAMES ARTHUR , LANGGOOD JOHN KENNEDY , MARKHAM HARVEY ROSSEN
-
-
-
-
-
-
-
-
-