中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

79 records (took 0.024 seconds)

    32.
    发明专利
    未知

    公开(公告)号：FR2801410B1

    公开(公告)日：2003-10-17

    申请号：FR9914792

    申请日：1999-11-24

    Applicant: ST MICROELECTRONICS SA

    Inventor： FERRANT RICHARD

    IPC: G11C7/06 ,  G11C7/10 ,  G11C11/4091 ,  G11C11/4093 ,  G11C11/412

    Abstract: The dynamic random access memory device comprises a planar memory incorporating an array of memory cells, a read/write amplifier (AMLE) connected to the extremity of each column of array, a pair of input/output lines (IO, ION) associated with the array, and a stage of cache-memory (MCH) connected to each amplifier and located in the immediate vicinity of amplifier. The stage of cache-memory comprises a static random access memory cell connected between the read/write amplifier (AMLE) and the pair of input/output lines (IO, ION). The static random access memory cell comprises two memory transistors (TM3, TM4), a pair of first access transistors (T9, T10) connected between the amplifier and the memory transistors, and a pair of second access transistors (TA1, TA2) connected respectively between the pair of input/output lines and the memory transistors. The holding means comprise the access transistors (TA1, TA2) capable to maintain a binary datum in the cell, preliminary transferred from a memory cell via the amplifier. The access transistors (TA1, TA2) have the leakage currents more significant than other transistors of the cell. In the second variant of device, the static random access memory cell comprises a pair of auxiliary transistors, which are constantly in off-state and connected between the memory transistors and a supply voltage; the auxiliary transistors have the leakage currents more significant than other transistors of the cell, and the holding means comprise the auxiliary transistors. The access transistors (TA1, TA2) and the auxiliary transistors have the length of channel and the thickness of gate oxide layer smaller than those of other transistors of the cell. The holding means comprise a voltage regulator capable to apply a substrate effect voltage to each transistor of the cell, with the exception of second access transistors and auxiliary transistors, in order to obtain the leakage current of each auxiliary transistor or second access transistor higher, preferentially at least ten times higher, than the leakage currents of other transistors of the cell. The holding means comprise the means for the application of different biasing voltages to the nodes of second access transistors or auxiliary transistors in order to obtain the drain-source currents higher, preferentially at least ten times higher, that the leakage currents of other transistors of the cell. The array of memory cells comprises seveal sub-arrays respectively associated with the pairs of different input/output lines, where all stages of cache-memory associated with one sub-array are all connected in parallel to the pair of input/output lines associated with the sub-array. The planar memory comprises a block-memory formed by two arrays of memory cells, and the amplifiers, the stages of cache-memory and the pairs of input/output lines are common to both arrays. The planar memory comprises several block-memories, and the pairs of input/output lines are common to different block-memories. The device comprises at least two stages of cache-memory respectively connected in parallel to each amplifier. The method for reading a datum stored in a memory cell of planar memory includes the transfer of datum into the cell of static random access memory of the stage of cache-memory associated with the column containing the cell, and then reading the content of cell by the intermediary of input/output lines.

    37.
    发明专利
    未知

    公开(公告)号：FR2810783B1

    公开(公告)日：2002-10-04

    申请号：FR0008215

    申请日：2000-06-27

    Applicant: ST MICROELECTRONICS SA

    Inventor： FERRANT RICHARD

    IPC: G11C17/16 ,  G11C17/18 ,  G11C29/00 ,  H03K3/353

    Abstract: A NAND gate (4) has an input connected to a common point between an auto-stable assembly (1) of latches and a blowable assembly (3). A second input is connected to a control input of an electronic circuit. A breaker (5) is controlled by the output of the logic gate and arranged between the auto-stable assembly and ground. An Independent claim is included for: (1) a process for reading a blowable element

    39.
    发明专利
    未知

    公开(公告)号：FR2818425A1

    公开(公告)日：2002-06-21

    申请号：FR0016399

    申请日：2000-12-15

    Applicant: ST MICROELECTRONICS SA

    Inventor： FERRANT RICHARD

    IPC: G11C7/06 ,  G11C7/10 ,  G11C11/4091 ,  G11C11/409 ,  G11C11/40

    Abstract: The invention concerns an amplifier (1), capable of being controlled by an activation signal, for reading storage cells of a crossbar network comprising, for each column, a direct bit line (BLdi) and a reference bit line (BLri), the amplifier being common to two columns and producing an OR-Exclusive type combination of the states of the cells read in said two columns.

Patent Agency Ranking