-
公开(公告)号：KR1020160109282A
公开(公告)日：2016-09-21
申请号：KR1020150033393
申请日：2015-03-10
Applicant: 삼성전자주식회사
IPC: H04N5/378 , H04N5/3745
CPC classification number: H04N5/347 , H04N5/37457 , H04N5/378 , H04N9/045 , H04N5/37452 , H04N5/37455
Abstract: 본발명의실시예에따른이미지센서는로우마다배치되고, 각각이 M개의광전변환소자들을포함하는 N개의픽셀들, 및 N개의아날로그-디지털컨버터(analog-to-digital converter(ADC))들을포함하고, 상기아날로그-디지털컨버터들각각은픽셀마다구현된상기광전변환소자들에의해공유될수 있다.
Abstract translation: 本发明涉及一种图像传感器，涉及包括该图像传感器的数据处理系统以及移动计算设备。 根据本发明的实施例，图像传感器包括分配在每行的n个像素，并且分别包括m个光电转换装置和m个模数转换器（ADC），其中每个模拟 数字转换器可以由光电转换装置共享。 因此，本发明可以降低图像传感器的功耗。
-
公开(公告)号：KR101566003B1
公开(公告)日：2015-11-16
申请号：KR1020090034257
申请日：2009-04-20
Applicant: 삼성전자주식회사 , 연세대학교 산학협력단
CPC classification number: H03M1/1225 , H03M1/144 , H03M1/56
Abstract: 아날로그-디지털변환방법, 아날로그-디지털변환기, 및이를포함하는이미지센서가개시된다. 본발명의아날로그-디지털변환기는램프신호에기초한비교신호를제1 입력단자로수신하고입력신호를제2 입력단자로수신하여, 상기비교신호를상기입력신호와비교하여그 비교결과를출력하는비교기; 상기비교기의상기제1 입력단자에연결되는변환커패시터; 및상기비교기및 상기변환커패시터와연결되며, 각각이제1 내지제3 스위칭신호들중에서대응되는스위칭신호에응답하여스위칭됨으로써아날로그-디지털변환기의동작단계를적어도제1, 제2 및제3 단계로구분하는복수의스위치들을포함하는스위칭회로를포함하며, 상기제2 단계에서 N 비트의디지털신호중 상위 K(1이상의정수) 비트에상응하는상기램프신호에대한상기비교신호의비율과상기제3 단계에서상기 N 비트의디지털신호중 하위 (N-K) 비트에상응하는상기램프신호에대한상기비교신호의비율중 적어도하나를보정하여양자의차이를줄임으로써선형성이유지되고공정변동에둔감하다.
-
公开(公告)号：KR101543645B1
公开(公告)日：2015-08-11
申请号：KR1020090012055
申请日：2009-02-13
Applicant: 삼성전자주식회사
Abstract: 투패스시그마-델타아날로그-디지털변환기및 이를포함하는이미지센서가개시된다. 본발명의투 패스시그마-델타아날로그-디지털변환기는하나의연산증폭기를공유하여, 클럭신호의전반싸이클과후반싸이클로나누어상기후반싸이클동안제1 적분기입력신호를적분하고, 상기전반싸이클동안제2 적분기입력신호를적분하는적분기; 상기적분기에의해적분된신호를양자화하여제1 및제2 디지털신호로출력하는양자화기; 및상기제1 및제2 디지털신호를상기적어도하나의적분기의입력으로피드백하는피드백경로부를구비하여두 개의입력패스로부터입력되는제1 및제2 아날로그신호를제1 및제2 디지털신호로변환하며연산증폭기를공유함에따라전력효율이개선되고, 면적을줄이는효과를얻을수 있다.
-
公开(公告)号：KR1020140111853A
公开(公告)日：2014-09-22
申请号：KR1020130026291
申请日：2013-03-12
Applicant: 삼성전자주식회사
CPC classification number: H04N5/3575 , H04N5/37457 , H04N5/378 , H04N9/045
Abstract: The present invention relates to a method for simultaneously reading out two rows of an image sensor. In the odd-numbered horizontal period, a photoelectric charge of a first color of one photoelectric conversion element which shares a read circuit of unit pixel areas is read out in a first column line through the read circuit, and a photoelectric charge of a second color of another photoelectric conversion element of an unit pixel area adjacent in the column direction is read out in a second column line through the read circuit of the adjacent unit pixel area. In the even-numbered horizontal period, a photoelectric charge of a second color of another photoelectric conversion element of a unit pixel area is read out to the second column line through the read circuit, and a photoelectric charge of a first color of one photoelectric conversion element of an adjacent unit pixel area is read out to the first column line through an adjacent read circuit. Therefore, mismatches can be prevented by reading out the same color through the same column line when simultaneously reading out two rows.
Abstract translation: 本发明涉及一种用于同时读出两行图像传感器的方法。 在奇数水平周期中，通过读取电路在第一列线中读出共享单位像素区域的读取电路的一个光电转换元件的第一颜色的光电荷，并且将第二颜色的光电荷 通过相邻单位像素区域的读取电路在第二列线中读出在列方向上相邻的单位像素区域的另一个光电转换元件。 在偶数水平周期中，通过读取电路将单位像素区域的另一光电转换元件的第二颜色的光电荷读出到第二列线，并且将一个光电转换的第一颜色的光电荷 通过相邻的读取电路将相邻单位像素区域的元素读出到第一列线。 因此，当同时读出两行时，可以通过同一列线读出相同的颜色来防止错配。
-
公开(公告)号：KR1020140067408A
公开(公告)日：2014-06-05
申请号：KR1020120134595
申请日：2012-11-26
Applicant: 삼성전자주식회사
IPC: H04N5/361
Abstract: A solid image pick-up device having a dark offset compensation circuit is disclosed. The solid image pick-up device comprises: a pixel array; an A/D conversion unit for converting a pixel signal corresponding to charges accumulated to a photoelectric conversion element into a digital signal; a ramp signal generator for generating a ramp signal in response to a control signal to be used for A/D conversion; and a dark offset compensation circuit for compensating dark offset by using a gain setting value and dark offset to perform processing of an input signal only in a full range of an input signal level by being connected to the A/D conversion unit and the ramp signal generator. Thereby, burden on the circuit can be reduced while the dark offset compensation is performed more efficiently.
Abstract translation: 公开了一种具有暗偏移补偿电路的固体摄像装置。 固体摄像装置包括：像素阵列; A / D转换单元，用于将对应于累积到光电转换元件的电荷的像素信号转换成数字信号; 斜坡信号发生器，用于响应于要用于A / D转换的控制信号而产生斜坡信号; 以及暗偏移补偿电路，用于通过使用增益设定值和暗偏移来补偿暗偏移，仅通过连接到A / D转换单元和斜波信号来在输入信号电平的全范围内执行输入信号的处理 发电机。 由此，能够更有效地进行暗偏移补偿，能够减轻电路的负担。
-
Patent Agency Ranking
公开(公告)号：KR1020130106636A
公开(公告)日：2013-09-30
申请号：KR1020120028338
申请日：2012-03-20
Applicant: 삼성전자주식회사
Abstract: PURPOSE: Image photography device and signal correction method are provided to improve the reliability of signal correction of an image photography device by correcting offsets between analog-to-digital converters with high resolution. CONSTITUTION: An image sensor pixel array (110) includes a plurality of image sensor pixels. A signal transmission unit transmits sensing signals outputted from the image sensor pixel array. A plurality of analog-to-digital converters (131-13n) converts output signals of the signal transmission unit into digital signals, respectively. A signal correction unit (160) corrects digital signals outputted from the plurality of analog-to-digital converters. The plurality of signal correction units correspond to the plurality of analog-to-digital converters, respectively. An offset register (OR) stores an offset value. An offset corrector (OCO) corrects a digital signal outputted from the analog-to-digital converter.
Abstract translation: 目的：提供图像摄影装置和信号校正方法，通过校正具有高分辨率的模数转换器之间的偏移来提高图像摄影装置的信号校正的可靠性。 构成：图像传感器像素阵列（110）包括多个图像传感器像素。 信号发送单元发送从图像传感器像素阵列输出的感测信号。 多个模数转换器（131-13n）分别将信号传输单元的输出信号转换为数字信号。 信号校正单元（160）校正从多个模数转换器输出的数字信号。 多个信号校正单元分别对应于多个模拟 - 数字转换器。 偏移寄存器（OR）存储偏移值。 偏移校正器（OCO）校正从模数转换器输出的数字信号。
-
公开(公告)号：KR1020120040857A
公开(公告)日：2012-04-30
申请号：KR1020100102336
申请日：2010-10-20
Applicant: 삼성전자주식회사
CPC classification number: H03M1/002 , H03M1/123 , H03M1/56 , H04N5/37213 , H04N5/378
Abstract: PURPOSE: An analog digital converter and an image censor including the same are provided to reduce power consumption by reducing counting in a state where high illuminance is input. CONSTITUTION: A first count section is determined by being compared with a reference section(S110). The first count section is from the point of time when a lamp signal starts to fall to the point of the time where a pixel signal and a lamp signal are matched. The reference section is a half section of a count clock signal supply section. A clock in the first count section is counted in a first count section state corresponding to below the reference section(S120). The clock of a second count section is counted in the first count section state corresponding to below the reference section(S130).
Abstract translation: 目的：提供一种模拟数字转换器和包含该模拟数字转换器的图像检测器，通过在输入高照度的状态下减少计数来降低功耗。 构成：通过与参考部分进行比较来确定第一计数部分（S110）。 第一计数部分是从灯信号开始下降到像素信号和灯信号匹配的时间点的时间点。 参考部分是计数时钟信号提供部分的一半部分。 第一计数部分中的时钟被计数在对应于参考部分下方的第一计数部分状态（S120）中。 第二计数部分的时钟在对应于参考部分下方的第一计数部分状态下被计数（S130）。
-
公开(公告)号：KR1020110124512A
公开(公告)日：2011-11-17
申请号：KR1020100043929
申请日：2010-05-11
Applicant: 삼성전자주식회사
CPC classification number: H03F3/45188 , H03F2203/45352 , H04N5/357 , H04N5/3575 , H04N5/378 , H03F1/26 , H03F3/45 , H04N5/335
Abstract: PURPOSE: An amplifier capable of reducing horizontal bend noise and apparatuses including the same are provided to maintain a current of the amplifier regardless of each level of input signals and to minimize horizontal band noise which is generated in an image sensor including the amplifier. CONSTITUTION: An amplifier(3) comprises a differential amplifier(10), a current mirror(20), and a first switching circuit(40). The differential amplifier comprises a first transistor(11), a second transistor(13), and a current source(14). A plurality of transistors(23,25,29,31) forms a current mirror. The current mirror is connected between output terminals(17,19) of the differential amplifier and power source. The first switching circuit executes a switching operation between a first output terminal and a tail in response to one among input signals.
Abstract translation: 目的：提供能够减少水平弯曲噪声的放大器，并且包括该放大器的装置能够保持放大器的电流，而与每个输入信号水平无关，并且使包括放大器在内的图像传感器中产生的水平带噪声最小化。 构成：放大器（3）包括差分放大器（10），电流镜（20）和第一开关电路（40）。 差分放大器包括第一晶体管（11），第二晶体管（13）和电流源（14）。 多个晶体管（23,25,29,31）形成电流镜。 电流镜连接在差分放大器和电源的输出端（17,19）之间。 响应于输入信号中的一个，第一开关电路在第一输出端和尾之间执行开关操作。
-
公开(公告)号：KR1020110032619A
公开(公告)日：2011-03-30
申请号：KR1020090090197
申请日：2009-09-23
Applicant: 삼성전자주식회사
Abstract: PURPOSE: An analog digital converter and an image sensor including the same which controls gain through the change of a clock signal is provided to change the number of clocks and analog/digital converting time. CONSTITUTION: A sigma-delta modulator(11) modulates an input signal into a sigma-delta modulated signal. The sigma-delta modulator outputs the modulated digital output signal. An accumulator(13) accumulates the digital output signal every clock signal period at an analog-digital conversion time. The number of clock cycles is varied.
Abstract translation: 目的：提供一种模拟数字转换器和包括通过改变时钟信号控制增益的图像传感器，以改变时钟数量和模拟/数字转换时间。 构成：Σ-Δ调制器（11）将输入信号调制成Σ-Δ调制信号。 Σ-Δ调制器输出调制数字输出信号。 累加器（13）在每个时钟信号周期在模数转换时间累积数字输出信号。 时钟周期的数量是多种多样的。
-
50.发明公开
公开(公告)号：KR1020110031038A
公开(公告)日：2011-03-24
申请号：KR1020090088755
申请日：2009-09-18
Applicant: 삼성전자주식회사
IPC: H04N5/335 , H01L27/146
CPC classification number: H04N5/3575 , H04N5/374 , H04N5/378
Abstract: PURPOSE: A correlated double sampling circuit of an image sensor including the same, and an image processing system using the same are provided to perform CDS(Correlated Double Sampling), PGA(Programmable Gain Amplifier) operation without increasing overall space of the CIS(CMOS Image Sensor). CONSTITUTION: A sampling circuit outputs the difference between a CDS reset signal and a CDS image signal. A feedback unit(140) feedbacks the difference between the CDS reset signal and the CDS image signal to the input of the sampling circuit during the PGA phase. A switch controller(131) outputs each switching signal(SC1-SC8) in order to control switching operation of each switch(S1-S8).
Abstract translation: 目的：提供包括该图像传感器的图像传感器的相关双采样电路和使用其的图像处理系统，以执行CDS（相关双采样），PGA（可编程增益放大器）操作，而不增加CIS（CMOS）的总体空间 图像传感器）。 构成：采样电路输出CDS复位信号和CDS图像信号之间的差值。 反馈单元（140）在PGA阶段期间将CDS复位信号和CDS图像信号之间的差异反馈给采样电路的输入。 开关控制器（131）输出每个开关信号（SC1-SC8），以便控制每个开关的开关操作（S1-S8）。
-
-
-
-
-
-
-
-
-
Search Results
185
records
(took 0.033 seconds)
