-
公开(公告)号：CA2516249A1
公开(公告)日：2004-10-07
申请号：CA2516249
申请日：2004-02-11
Applicant: KOREA ELECTRONICS TELECOMM
Inventor： KIM SEUNG-WON , PARK SUNG-IK , AHN CHIETEUK , KIM HYOUNG-NAM
Abstract: The conventional decision feedback equalizer has a drawback that can't decide symbols correctly because a simple slicer is used as a symbol detector. A decision feedback equalizer as a symbol detector uses a Trellis Coded Modulation (TCM) decoder whose Trace Back depth is 1 (TBD=1), to thereby decide symbols correctly without decoding delay.
-
公开(公告)号：MX2014012116A
公开(公告)日：2016-02-15
申请号：MX2014012116
申请日：2014-10-07
Applicant: KOREA ELECTRONICS TELECOMM
Inventor： PARK SUNG-IK , KIM HEUNG-MOOK , KWON SUN-HYOUNG , HUR NAM-HO
Abstract: Se describe un codificador de revisión de paridad de baja densidad (LDPC), un decodificador de LDPC y un método codificador de LDPC; el codificador de LDPC incluye una primera memoria, una segunda memoria y un procesador; la primera memoria almacena una palabra código de LDPC que tiene una longitud de 64800 y un índice de código de 2/15; la segunda memoria es inicializada a 0; el procesador genera la palabra código de LDPC que corresponde a los bits de información al realizar la acumulación con respecto a la segunda memoria al usar una secuencia que corresponde a una matriz de revisión de paridad (PCM).
-
公开(公告)号：MX2014012115A
公开(公告)日：2016-02-15
申请号：MX2014012115
申请日：2014-10-07
Applicant: KOREA ELECTRONICS TELECOMM
Inventor： PARK SUNG-IK , KIM HEUNG-MOOK , KWON SUN-HYOUNG , HUR NAM-HO
Abstract: Se describe un codificador de revisión de paridad de baja densidad (LDPC), un decodificador de LDPC y un método codificador de LDPC; el codificador de LDPC incluye una primera memoria, una segunda memoria y un procesador; la primera memoria almacena una palabra código de LDPC que tiene una longitud de 16200 y un índice de código de 5/15; la segunda memoria es inicializada a 0; el procesador genera la palabra código de LDPC que corresponde a los bits de información al realizar la acumulación con respecto a la segunda memoria al usar una secuencia que corresponde a una matriz de revisión de paridad (PCM).
-
公开(公告)号：CA2864647A1
公开(公告)日：2016-02-14
申请号：CA2864647
申请日：2014-09-25
Applicant: KOREA ELECTRONICS TELECOMM
Inventor： PARK SUNG-IK , KIM HEUNG-MOOK , KWON SUN-HYOUNG , HUR NAM-HO
Abstract: A low density parity check (LDPC) encoder, an LDPC decoder, and an LDPC encoding method are disclosed. The LDPC encoder includes first memory, second memory, and a processor. The first memory stores an LDPC codeword having a length of 16200 and a code rate of 4/15. The second memory is initialized to 0. The processor generates the LDPC codeword corresponding to information bits by performing accumulation with respect to the second memory using a sequence corresponding to a parity check matrix (PCM).
-
公开(公告)号：CA2864635A1
公开(公告)日：2016-02-14
申请号：CA2864635
申请日：2014-09-25
Applicant: KOREA ELECTRONICS TELECOMM
Inventor： PARK SUNG-IK , KIM HEUNG-MOOK , KWON SUN-HYOUNG , HUR NAM-HO
Abstract: A low density parity check (LDPC) encoder, an LDPC decoder, and an LDPC encoding method are disclosed. The LDPC encoder includes first memory, second memory, and a processor. The first memory stores an LDPC codeword having a length of 16200 and a code rate of 3/15. The second memory is initialized to 0. The processor generates the LDPC codeword corresponding to information bits by performing accumulation with respect to the second memory using a sequence corresponding to a parity check matrix (PCM).
-
Patent Agency Ranking
公开(公告)号：CA2864630A1
公开(公告)日：2016-02-14
申请号：CA2864630
申请日：2014-09-25
Applicant: KOREA ELECTRONICS TELECOMM
Inventor： PARK SUNG-IK , KIM HEUNG-MOOK , KWON SUN-HYOUNG , HUR NAM-HO
Abstract: A low density parity check (LDPC) encoder, an LDPC decoder, and an LDPC encoding method are disclosed. The LDPC encoder includes first memory, second memory, and a processor. The first memory stores an LDPC codeword having a length of 64800 and a code rate of 4/15. The second memory is initialized to 0. The processor generates the LDPC codeword corresponding to information bits by performing accumulation with respect to the second memory using a sequence corresponding to a parity check matrix (PCM).
-
公开(公告)号：CA2892171A1
公开(公告)日：2015-11-22
申请号：CA2892171
申请日：2015-05-21
Applicant: KOREA ELECTRONICS TELECOMM
Inventor： PARK SUNG-IK , KWON SUN-HYOUNG , LIM BO-MI , LEE JAE-YOUNG , KIM HEUNG-MOOK , HUR NAM-HO
Abstract: A bit interleaver, a bit-interleaved coded modulation (BICM) device and a bit interleaving method are disclosed herein. The bit interleaver includes a first memory, a processor, and a second memory. The first memory stores a low-density parity check (LDPC) codeword having a length of 16200 and a code rate of 10/15. The processor generates an interleaved codeword by interleaving the LDPC codeword on a bit group basis. The size of the bit group corresponds to a parallel factor of the LDPC codeword. The second memory provides the interleaved codeword to a modulator for 256-symbol mapping.
-
公开(公告)号：MX2015001342A
公开(公告)日：2015-07-28
申请号：MX2015001342
申请日：2015-01-28
Applicant: KOREA ELECTRONICS TELECOMM
Inventor： PARK SUNG-IK , KIM HEUNG-MOOK , KWON SUN-HYOUNG , HUR NAM-HO , LEE JAE-YOUNG
IPC: H04N19/89
Abstract: En la presente descripción se describe un entrelazador de bits, un dispositivo de modulación codificada de bits entrelazados (BICM) y un método de entrelazado de bits; el entrelazador de bits incluye una primera memoria, un procesador y una segunda memoria; la primera memoria almacena una palabra código de revisión de paridad de baja densidad (LDPC) que tiene una longitud de 64800 y un índice de código de 7/15; el procesador genera una palabra código entrelazada al entrelazar la palabra código de LDPC con un criterio de grupo de bits; el tamaño del grupo de bits corresponde a un factor paralelo de la palabra código de LDPC; la segunda memoria proporciona la palabra código entrelazada a un modulador para modulación de manipulación por desplazamiento de fase en cuadratura (QPSK).
-
公开(公告)号：CA2864634A1
公开(公告)日：2015-04-07
申请号：CA2864634
申请日：2014-09-25
Applicant: KOREA ELECTRONICS TELECOMM
Inventor： PARK SUNG-IK , KIM HEUNG-MOOK , KWON SUN-HYOUNG , HUR NAM-HO
Abstract: A low density parity check (LDPC) encoder, an LDPC decoder, and an LDPC encoding method are disclosed. The LDPC encoder includes first memory, second memory, and a processor. The first memory stores an LDPC codeword having a length of 64800 and a code rate of 7/15. The second memory is initialized to 0. The processor generates the LDPC codeword corresponding to information bits by performing accumulation with respect to the second memory using a sequence corresponding to a parity check matrix (PCM).
-
公开(公告)号：CA2605834C
公开(公告)日：2012-02-14
申请号：CA2605834
申请日：2005-12-29
Applicant: KOREA ELECTRONICS TELECOMM
Inventor： PARK SUNG-IK , LEE YONG-TAE , EUM HO-MIN , KIM HEUNG-MOOK , SEO JAE-HYUN , KIM SEUNG-WON , LEE SOO-IN
IPC: H04B7/14
Abstract: Provided are an on-channel repeater and a method thereof. The on-channel repeater can extract reception channel information from signals transmitted from a main transmitter or another repeater, compensate for channel distortion caused on a transmission channel by inversely reflecting the extracted reception channel information to the received signals, and transmit the channel-distortion compensated signals through the same channel as a reception channel, and a method thereof. The on-channel repeater includes: a receiver for receiving RF signals transmitted from outside; a down-converter for down-converting the received RF signals into signals of a desired band; a channel-estimator for estimating an inverse value of a reception channel based on the down- converted signals; an adaptation filter for compensating for channel distortion by using a filter having the inverse value of the estimated reception channel; an up- converter for up-converting the channel distortion-compensated signals into RF signals; and a transmitter for transmitting the up-converted RF signals.
-
-
-
-
-
-
-
-
-
Search Results
91
records
(took 0.023 seconds)
