-
公开(公告)号:WO2013181000A3
公开(公告)日:2014-02-27
申请号:PCT/US2013041750
申请日:2013-05-20
Applicant: GEN ELECTRIC
Inventor: ROSE JAMES WILSON , NAGARKAR KAUSTUBH RAVINDRA , GALLIGAN CRAIG PATRICK , SHAH BINOY MILAN , ASTLEY OLIVER RICHARD
IPC: H01L23/49
CPC classification number: H01L24/43 , H01L24/46 , H01L2224/43 , H01L2224/85207 , H01L2924/00014 , H01L2924/07802 , H01L2924/12042 , H05K1/118 , H05K2203/0235 , H01L2924/00 , H01L2224/45099 , H01L2224/05599
Abstract: A flexible wire assembly (20) includes a plurality of elongated conductors (26) and insulators (24) each having a quadrilateral cross section (28) and alternatingly laminated together, the flexible wire assembly (20) having a wire width (ww) measured across the conductor (26) and insulators (24), a wire height (wh) equivalent to the height of the conductors (26) and insulators (24), and a wire length (wl) which is measured in a longitudinal direction orthogonal to the wire width (ww) and the wire height (wh), wherein the wire length (wl) is one or more orders of magnitude greater than the wire width(ww) and the wire height (wh); and a first device (25) comprising a plurality of bond pads (27) spaced to define a bond pad (27) pitch, wherein the flexible wire assembly (20) is coupled to the first device (25) at the bond pads (27) such that spacing of the conductor conductors (26) is matched to the bond pad (27) pitch.
Abstract translation: 柔性电线组件(20)包括多个细长导体(26)和绝缘体(24),每个具有四边形横截面(28)并交替层压在一起,柔性电线组件(20)具有测量的电线宽度(ww) 穿过导体(26)和绝缘体(24),与导体(26)和绝缘体(24)的高度相当的导线高度(wh),以及在纵向方向上测量的导线长度(w1) 线宽(ww)和线高(wh),其中线长(w1)比线宽(ww)和线高(wh)大一个或多个数量级; 以及第一装置(25),其包括间隔开以限定接合垫(27)间距的多个接合焊盘(27),其中所述柔性线组件(20)在所述接合焊盘(27)处联接到所述第一装置(25) ),使得导体导体(26)的间隔与接合焊盘(27)的间距相匹配。
-
公开(公告)号:JP2001250888A
公开(公告)日:2001-09-14
申请号:JP2000388006
申请日:2000-12-21
Applicant: GEN ELECTRIC
Inventor: SAIA RICHARD JOSEPH , DUROCHER KEVIN MATTHEW , ROSE JAMES WILSON , DOUGLAS LEONARD RICHARD
IPC: H05K3/40 , H01L21/60 , H01L23/12 , H01L23/538 , H05K3/00
Abstract: PROBLEM TO BE SOLVED: To align die for the interconnect metal on a flexible substrate accurately. SOLUTION: A mask (102) for via formation is first patterned on a metal layer on the bottom surface of a flexible substrate (100), die attach means (104) is then applied to the top side of the flexible substrate (100), and a bond pad (106) on die is locally, adaptively aligned on the patterned metal via mask (102) on the flexible substrate (100) with high accuracy. Then, via (110) down to the bond pads (106) is then created through the aligned metal mask on the flexible substrate (100). An interconnect metal (112) is then deposited, patterned and etched.
-
公开(公告)号:JP2002305199A
公开(公告)日:2002-10-18
申请号:JP2001382426
申请日:2001-12-17
Applicant: GEN ELECTRIC
Inventor: BURDICK WILLIAM EDWARD JR , ROSE JAMES WILSON , DUROCHER KEVIN MATTHEW , FILLION RAYMOND A
IPC: H01L23/52 , H01H20060101 , H01L21/3205 , H01L21/48 , H01L21/60 , H01L23/12 , H01L23/34 , H01L23/50 , H01L23/538 , H01P1/04 , H05K3/06 , H05K3/38
Abstract: PROBLEM TO BE SOLVED: To provide an electronic package, in which an opened window is arranged above a device active region and a wiring having a large number of pins is installed. SOLUTION: An interconnection structure includes a dielectric layer (10); a first metallization pattern (12) on the dielectric layer, the first metallization pattern including at least one etch stop having a perimeter (22) defined at least one etch stop opening (24); a cured adhesive (38) on a portion of the dielectric layer, the adhesive not being present in an area aligned with at least one etch stop; and at least one electrical device (16) being attached to the dielectric layer by the adhesive, such that the active area (20) of the at least one electrical device is aligned with the etch stop perimeter. The active area of the at least one electrical device may further be aligned with at least one predetermined area defined by an optical additional portion (150) of cured adhesive, the additional portion of the cured adhesive which is attached adhesively to the dielectric layer and not attached adhesively to at least one electrical device.
-
公开(公告)号:NL2009365C2
公开(公告)日:2014-10-07
申请号:NL2009365
申请日:2012-08-27
Applicant: GEN ELECTRIC
Inventor: LOBASTOV VLADIMIR A , DUROCHER KEVIN MATTHEW , TKACZYK JOHN ERIC , ROSE JAMES WILSON , MCCONNELEE PAUL ALAN
IPC: A61B6/00
Abstract: Interconnect structures suitable for use in connecting anode-illuminated detector modules to downstream circuitry are disclosed. In certain embodiments, the interconnect structures are based on or include low atomic number or polymeric features and/or are formed at a density or thickness so as to minimize or reduce radiation attenuation by the interconnect structures.
-
公开(公告)号:NL2009365A
公开(公告)日:2013-03-04
申请号:NL2009365
申请日:2012-08-27
Applicant: GEN ELECTRIC
Inventor: LOBASTOV VLADIMIR A , DUROCHER KEVIN MATTHEW , TKACZYK JOHN ERIC , ROSE JAMES WILSON , MCCONNELEE PAUL ALAN
Abstract: Interconnect structures suitable for use in connecting anode-illuminated detector modules to downstream circuitry are disclosed. In certain embodiments, the interconnect structures are based on or include low atomic number or polymeric features and/or are formed at a density or thickness so as to minimize or reduce radiation attenuation by the interconnect structures.
-
公开(公告)号:DE102011051389A1
公开(公告)日:2012-03-01
申请号:DE102011051389
申请日:2011-06-28
Applicant: GEN ELECTRIC
Inventor: HOWARD ANDREA JEANNE , MCEVOY KEVIN PAUL , SHORT JONATHAN DAVID , ROSE JAMES WILSON , PALLESCHI MICHAEL JAMES
IPC: G21K4/00 , G01T1/29 , H01L31/115
Abstract: Es sind ein Szintillatorarray und ein Verfahren zur Herstellung desselben geschaffen. Das Array weist einen zweischichtigen Reflektor auf und weist ferner eine konforme Glättungsschicht und eine Spiegelschicht auf. Der zweischichtige Reflektor weist kein dazwischen befindliches Reduktionsmittel oder keine dazwischenliegende Haftschicht auf und/oder weist Aluminium auf. Ferner kann die Spiegelschicht über Gasphasenmetallisierung aufgebracht werden, was eine Anwendung auf sehr enge Räume ermöglicht. Ein Detektorarray, das das Szintillatorarray aufweist, ist ebenfalls geschaffen.
-
公开(公告)号:NL1034042C2
公开(公告)日:2009-09-29
申请号:NL1034042
申请日:2007-06-27
Applicant: GEN ELECTRIC
IPC: H05K1/02 , A61B6/03 , H01L27/146 , H05K9/00
-
公开(公告)号:DE102007044728A1
公开(公告)日:2008-03-27
申请号:DE102007044728
申请日:2007-09-18
Applicant: GEN ELECTRIC
Inventor: ASTLEY OLIVER RICHARD , ROSE JAMES WILSON
-
公开(公告)号:NL1024947A1
公开(公告)日:2004-06-15
申请号:NL1024947
申请日:2003-12-04
Applicant: GEN ELECTRIC
-
公开(公告)号:GB2274200B
公开(公告)日:1996-03-20
申请号:GB9125671
申请日:1991-11-22
Applicant: GEN ELECTRIC
Inventor: COLE HERBERT STANLEY , ROSE JAMES WILSON
IPC: H01L23/538 , H01L23/66 , H01L23/50
-
-
-
-
-
-
-
-
-