-
1.
公开(公告)号:US11699650B2
公开(公告)日:2023-07-11
申请号:US17151346
申请日:2021-01-18
Applicant: GLOBALFOUNDRIES U.S. Inc.
Inventor: Alamgir M. Arif , Sunil K. Singh , Dewei Xu , Seung-Yeop Kook , Roderick A. Augur
IPC: H01L23/522 , H01L49/02
CPC classification number: H01L23/5223 , H01L23/5226 , H01L28/60
Abstract: Embodiments of the disclosure provide an integrated circuit (IC) structure. With capacitor electrodes in different ILD layers. The structure includes a first inter-level dielectric (ILD) layer having a top surface, a first vertical electrode within the first ILD layer, a capacitor dielectric film on a top surface of the first vertical electrode, a second ILD layer over the first ILD layer, and a second vertical electrode within the second ILD layer and on the capacitor dielectric film. The capacitor dielectric film is vertically between the first vertical electrode and the second vertical electrode.
-
公开(公告)号:US11348867B2
公开(公告)日:2022-05-31
申请号:US17089775
申请日:2020-11-05
Applicant: GLOBALFOUNDRIES U.S. INC.
Inventor: Dewei Xu , Sunil K. Singh , Seung-Yeop Kook , Roderick A. Augur
IPC: H01L23/522 , H01L49/02
Abstract: Embodiments of the disclosure provide a capacitor for an integrated circuit (IC). The capacitor may include a first vertical electrode on an upper surface of a first conductor within a first wiring layer. A capacitor dielectric may be on an upper surface of the first vertical electrode. A second vertical electrode may be on an upper surface of the capacitor dielectric. The second vertical electrode is vertically between the capacitor dielectric and a second conductor. An inter-level dielectric (ILD) layer is adjacent to each of the first vertical electrode, the capacitor dielectric, and the second vertical electrode. The ILD layer is vertically between the first conductor and the second conductor.
-
公开(公告)号:US20220139819A1
公开(公告)日:2022-05-05
申请号:US17089775
申请日:2020-11-05
Applicant: GLOBALFOUNDRIES U.S. INC.
Inventor: Dewei Xu , Sunil K. Singh , Seung-Yeop Kook , Roderick A. Augur
IPC: H01L23/522 , H01L49/02
Abstract: Embodiments of the disclosure provide a capacitor for an integrated circuit (IC). The capacitor may include a first vertical electrode on an upper surface of a first conductor within a first wiring layer. A capacitor dielectric may be on an upper surface of the first vertical electrode. A second vertical electrode may be on an upper surface of the capacitor dielectric. The second vertical electrode is vertically between the capacitor dielectric and a second conductor. An inter-level dielectric (ILD) layer is adjacent to each of the first vertical electrode, the capacitor dielectric, and the second vertical electrode. The ILD layer is vertically between the first conductor and the second conductor.
-
公开(公告)号:US11107880B2
公开(公告)日:2021-08-31
申请号:US16408536
申请日:2019-05-10
Applicant: GLOBALFOUNDRIES U.S. Inc.
Inventor: Dewei Xu , Sunil K. Singh , Siva R. Dangeti , Seung-Yeop Kook
IPC: H01L49/02 , H01L21/311 , H01L21/321 , H01L21/283 , H01L21/02
Abstract: Embodiments of the disclosure provide a capacitor structure for an integrated circuit (IC), and methods to form the capacitor structure. The capacitor structure may include: a first ring electrode in an inter-level dielectric (ILD) layer on a substrate; an inner electrode positioned within the first ring electrode; and a capacitor dielectric separating the first ring electrode and the inner electrode, and separating a bottom surface of the inner electrode from the ILD layer.
-
公开(公告)号:US11211448B2
公开(公告)日:2021-12-28
申请号:US16704180
申请日:2019-12-05
Applicant: GLOBALFOUNDRIES U.S. INC.
Inventor: Sunil K. Singh , Eswar Ramanathan
IPC: H01L23/522 , H01L49/02 , H01L21/768
Abstract: A capacitor structure for an integrated circuit (IC) is provided. The capacitor structure includes a plurality of spaced metal pillars with each metal pillar positioned on a corresponding underlying metal wire of an underlying metal layer. A metal-insulator-metal layer is positioned over and between the metal pillars. At least one contact is operatively coupled to a first metal pillar of the plurality of metal pillars. The metal-insulator-metal layer creates a MIM capacitor that undulates over the metal pillars, creating a higher density capacitance compared to conventional planar MIM capacitors. The metal pillars extend into the metal-insulator-metal layer, which reduces contact resistance. The capacitor structure can be integrated into an IC with no major integration issues. A related method is also provided.
-
公开(公告)号:US11901304B2
公开(公告)日:2024-02-13
申请号:US17323423
申请日:2021-05-18
Applicant: GLOBALFOUNDRIES U.S. Inc.
Inventor: Sunil K. Singh , Vibhor Jain , Siva P. Adusumilli , Sebastian T. Ventrone , Johnatan A. Kantarovsky , Yves T. Ngu
IPC: H01L23/544 , H01L23/48 , H01L23/00
CPC classification number: H01L23/544 , H01L23/481 , H01L23/57 , H01L23/573 , H01L2223/5442 , H01L2223/54433
Abstract: The disclosure provides an integrated circuit (IC) structure with fluorescent materials, and related methods. An IC structure according to the disclosure may include a layer of fluorescent material on an IC component. The layer of fluorescent material defines a portion of an identification marker for the IC structure.
-
7.
公开(公告)号:US20220230955A1
公开(公告)日:2022-07-21
申请号:US17151346
申请日:2021-01-18
Applicant: GLOBALFOUNDRIES U.S. Inc.
Inventor: Alamgir M. Arif , Sunil K. Singh , Dewei Xu , Seung-Yeop Kook , Roderick A. Augur
IPC: H01L23/522 , H01L49/02
Abstract: Embodiments of the disclosure provide an integrated circuit (IC) structure. With capacitor electrodes in different ILD layers. The structure includes a first inter-level dielectric (ILD) layer having a top surface, a first vertical electrode within the first ILD layer, a capacitor dielectric film on a top surface of the first vertical electrode, a second ILD layer over the first ILD layer, and a second vertical electrode within the second ILD layer and on the capacitor dielectric film. The capacitor dielectric film is vertically between the first vertical electrode and the second vertical electrode.
-
公开(公告)号:US11380622B2
公开(公告)日:2022-07-05
申请号:US16953441
申请日:2020-11-20
Applicant: GLOBALFOUNDRIES U.S. INC.
Inventor: Vibhor Jain , Sunil K. Singh , Johnatan A. Kantarovsky , Siva P. Adusumilli , Sebastian T. Ventrone , John J. Ellis-Monaghan , Yves T. Ngu
IPC: H01L23/544 , H01L23/00
Abstract: The disclosure provides a method to authenticate an integrated circuit (IC) structure. The method may include forming a first authentication film (AF) material within the IC structure. A composition of the first AF material is different from an adjacent material within the IC structure. The method includes converting the first AF material into a void within the IC structure. Additionally, the method includes creating an authentication map of the IC structure to include a location of the void in the IC structure for authentication of the IC structure.
-
公开(公告)号:US20220375871A1
公开(公告)日:2022-11-24
申请号:US17323423
申请日:2021-05-18
Applicant: GLOBALFOUNDRIES U.S. Inc.
Inventor: Sunil K. Singh , Vibhor Jain , Siva P. Adusumilli , Sebastian T. Ventrone , Johnatan A. Kantarovsky , Yves T. Ngu
IPC: H01L23/544 , H01L23/48 , G01N21/64
Abstract: The disclosure provides an integrated circuit (IC) structure with fluorescent materials, and related methods. An IC structure according to the disclosure may include a layer of fluorescent material on an IC component. The layer of fluorescent material defines a portion of an identification marker for the IC structure.
-
10.
公开(公告)号:US20220165676A1
公开(公告)日:2022-05-26
申请号:US16953441
申请日:2020-11-20
Applicant: GLOBALFOUNDRIES U.S. INC.
Inventor: Vibhor Jain , Sunil K. Singh , Johnatan A. Kantarovsky , Siva P. Adusumilli , Sebastian T. Ventrone , John J. Ellis-Monaghan , Yves T. Ngu
IPC: H01L23/544 , H01L23/00
Abstract: The disclosure provides a method to authenticate an integrated circuit (IC) structure. The method may include forming a first authentication film (AF) material within the IC structure. A composition of the first AF material is different from an adjacent material within the IC structure. The method includes converting the first AF material into a void within the IC structure. Additionally, the method includes creating an authentication map of the IC structure to include a location of the void in the IC structure for authentication of the IC structure.
-
-
-
-
-
-
-
-
-