中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

12 records (took 0.016 seconds)

    MULTIMEDIA EXPANSION UNIT
    1.
    发明专利
    MULTIMEDIA EXPANSION UNIT 未知

    公开(公告)号：CA2059928A1

    公开(公告)日：1992-08-05

    申请号：CA2059928

    申请日：1992-01-23

    Applicant: IBM

    Inventor： DINWIDDIE JOHN M ,  FREEMAN BOBBY J ,  MICALLEF THOMAS J ,  SUAREZ GUSTAVO A ,  WILKIE BRUCE J

    IPC: G09G5/00 ,  G06F3/14 ,  G06T3/00 ,  G09G5/14 ,  H04N5/765

    Abstract: A multimedia solution is presented which allows a multimedia architecture to be implemented on an existing computer system. According to the invention, an expansion unit which incorporates a multimedia architecture is provided. The expansion unit is connected to an existing computer system via an expansion slot of an I/O bus of the existing computer as well as via a display device output terminal of the computer. The expansion unit is also connected to a display device. Accordingly, the expansion unit controls the presentation which is provided on the display device.

    5.
    发明专利
    未知

    公开(公告)号：BR9105311A

    公开(公告)日：1992-08-25

    申请号：BR9105311

    申请日：1991-12-10

    Applicant: IBM

    Inventor： DINWIDDIE JOHN M JR ,  FREEMAN BOBBY J ,  SUAREZ GUSTAVO A ,  WILKIE BRUCE J

    IPC: G06F3/14 ,  G06T1/00 ,  G06T3/00 ,  G06T11/80 ,  G09G1/16 ,  G09G5/00 ,  G09G5/14 ,  H04H60/04 ,  H04N5/262 ,  G06F15/66

    Abstract: An information handling apparatus for transferring and composing image signals including a plurality of media sources configured to provide a corresponding plurality of image signals, a media bus connected to the media sources, and a media control module coupled to the media bus. The media bus allows selective access for the plurality of image signals. The selective access enables composition of the independent image signals in response to control information. The media control module receives a composed image signal from the media bus and to provides the composed image signal to a display device.

    HIGH PERFORMANCE I/O CONTROLLER FOR TRANSFERRING DATA BETWEEN A HOST PROCESSOR AND MULTIPLE I/O UNITS
    7.
    发明专利
    HIGH PERFORMANCE I/O CONTROLLER FOR TRANSFERRING DATA BETWEEN A HOST PROCESSOR AND MULTIPLE I/O UNITS 未知

    公开(公告)号：CA1148265A

    公开(公告)日：1983-06-14

    申请号：CA352373

    申请日：1980-05-21

    Applicant: IBM

    Inventor： DINWIDDIE JOHN M JR ,  FREEMAN BOBBY J ,  JACKSON TIMOTHY ,  ZIPOY WILLIAM L

    IPC: G06F13/28 ,  G06F3/00 ,  G06F3/06 ,  G06F9/22 ,  G06F9/26 ,  G06F9/46 ,  G06F11/34 ,  G06F13/00

    Abstract: HIGH PERFORMANCE I/O CONTROLLER FOR TRANSFERRING DATA BETWEEN A HOST PROCESSOR AND MULTIPLE I/O UNITS An I/O controller for transferring data between a host processor and an I/O unit is disclosed comprising: a random access storage unit located in the I/O controller for storing data; first selectively operable data transfer circuitry for providing a data transfer path between the host processor and the controller storage unit; second selectively operable data transfer circuitry for providing a data transfer path between the controller storage unit and the I/O unit; first storage accessing circuitry for supplying addresses to the controller storage unit and selection signals to the second data transfer circuitry for enabling the transfer of data between the controller storage unit and the I/O unit; second storage accessing circuitry for supplying host processor main storage addresses to the host processor, controller storage addresses to the controller storage unit and selection signals to the first data transfer circuitry for enabling the transfer of data between the host processor main storage unit and the controller storage unit in a first data transfer mode; third storage accessing circuitry responsive to addresses received from the host processor for supplying addresses to the controller storage unit and selection signals to the first data transfer circuitry for enabling the transfer of data between the host processor and the controller storage unit in a second data transfer mode; and interleaving control circuitry for enabling the second mode data transfers to be interleaved with the first mode data transfers.

    8.
    发明专利
    未知

    公开(公告)号：BR9200321A

    公开(公告)日：1992-10-13

    申请号：BR9200321

    申请日：1992-01-31

    Applicant: IBM

    Inventor： DINWIDDIE JOHN M JR ,  FREEMAN BOBBY J ,  MICALLEF THOMAS J ,  SUAREZ GUSTAVO A ,  WILKIE BRUCE J

    IPC: G09G5/00 ,  G06F3/14 ,  G06T3/00 ,  G09G5/14 ,  H04N5/765 ,  G06F15/62 ,  G06K9/36

    Abstract: A multimedia solution is presented which allows a multimedia architecture to be implemented on an existing computer system. According to the invention, an expansion unit which incorporates a multimedia architecture is provided. The expansion unit is connected to an existing computer system via an expansion slot of an I/O bus of the existing computer as well as via a display device output terminal of the computer. The expansion unit is also connected to a display device. Accordingly, the expansion unit controls the presentation which is provided on the display device.

    9.
    发明专利
    未知

    公开(公告)号：BR9105310A

    公开(公告)日：1992-09-29

    申请号：BR9105310

    申请日：1991-12-10

    Applicant: IBM

    Inventor： DINWIDDIE JOHN M JR ,  FREEMAN BOBBY J ,  SUAREZ GUSTAVO A ,  WILKIE BRUCE J

    IPC: G06F3/048 ,  G06F3/14 ,  G09G1/16 ,  G09G5/00 ,  G06F13/00

    Abstract: An information handling apparatus for transferring and composing image signals for display including a bus interface circuit adapted to allow selective access to a bus of an independent image signal generated by an independent image source. The selective access enables composition of the independent image signal in response to control information; the composition enables real time display of a composed image signal.

Patent Agency Ranking