公开(公告)号：IL144430A

公开(公告)日：2005-05-17

申请号：IL14443001

申请日：2001-07-18

Applicant: IBM

Inventor： ZELIKSON MICHAEL ,  LEIBOWITZ MOSHE ,  WAGNER ISRAEL

IPC: H01L23/66 ,  H01R23/68

公开(公告)号：DE69119972D1

公开(公告)日：1996-07-11

申请号：DE69119972

申请日：1991-03-21

Applicant: IBM

Inventor： AHARON AHARON ,  BAR-DAVID AYAL ,  GOFMAN EMANUEL DR ,  LEIBOWITZ MOSHE ,  SHWARTZBURD VICTOR ,  GEWIRTZMAN RAANAN

IPC: G06F11/22 ,  G01R31/317 ,  G01R31/3183 ,  G06F11/30 ,  G06F17/50 ,  H03K3/84 ,  G06F11/26 ,  G06F7/58

Abstract: In the dynamic process for the generation of biased pseudo-random test patterns for the functional verification of integrated circuit designs, the verification is performed in a sequence of steps, with each test pattern providing all data required to test a circuit design during at least one of said steps. Generation of each step is performed in two stages, where in a first stage all facilities and parameters required for the execution of the respective step are defined and assigned the proper values, and where in a second stage the execution of the particular step is performed. This process is continued until a test pattern with the number of steps requested by the user is generated, so that finally the test pattern comprises three parts: The initialized facilities define the initial machine state and execution parts of the test pattern, and the values of the facilities which have been changed during the execution of the steps, form the results part of the test pattern.

公开(公告)号：IL94115A

公开(公告)日：1996-06-18

申请号：IL9411590

申请日：1990-04-18

Applicant: IBM ISRAEL

Inventor： AHARON AHARON ,  BAR-DAVID AYAL ,  GEWIRTZMAN RAANAN ,  GOFMAN EMANUEL ,  LEIBOWITZ MOSHE ,  SHWARZBURD VICTOR

IPC: G06F11/22 ,  G01R31/317 ,  G01R31/3183 ,  G06F11/30 ,  G06F17/50 ,  H03K3/84 ,  G01R31/318 ,  G06F11/26 ,  G06F7/58

Abstract: In the dynamic process for the generation of biased pseudo-random test patterns for the functional verification of integrated circuit designs, the verification is performed in a sequence of steps, with each test pattern providing all data required to test a circuit design during at least one of said steps. Generation of each step is performed in two stages, where in a first stage all facilities and parameters required for the execution of the respective step are defined and assigned the proper values, and where in a second stage the execution of the particular step is performed. This process is continued until a test pattern with the number of steps requested by the user is generated, so that finally the test pattern comprises three parts: The initialized facilities define the initial machine state and execution parts of the test pattern, and the values of the facilities which have been changed during the execution of the steps, form the results part of the test pattern.