中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

4 records (took 0.018 seconds)

    2.
    发明专利
    未知

    公开(公告)号：DE3483495D1

    公开(公告)日：1990-12-06

    申请号：DE3483495

    申请日：1984-04-25

    Applicant: IBM

    Inventor： DILL FREDERICK HAYES ,  LING DANIEL TAJEN ,  MATICK RICHARD EDWARD ,  MCBRIDE DENNIS JAY

    IPC: G06F12/00 ,  G06F12/06 ,  G06F12/08 ,  G06F13/38 ,  G06F15/167 ,  G06F15/16

    Abstract: A communicating random access shared memory configuration for a multiprocessor system is connected to the processors for transferring data between the processors. The random access memory configuration includes a plurality of interconnected random access memory chips, each of these memory chips including first and second separate memory bit arrays having N word storage locations of M bit length with M bit buffer means connected in between the first and second bit arrays of each memory chip, and first and second input/output ports connected to first and second bit arrays on each chip for entering and removing data externally to and from the chip. A control means is located on each chip and connected to the first and second memory arrays and the M bit buffer means for transferring data between the first and second memory arrays and into and out of the first and second input/output ports.

    CIRCUITS FOR ACCESSING A VARIABLE WIDTH DATA BUS WITH A VARIABLE WIDTH DATA FIELD
    3.
    发明专利
    CIRCUITS FOR ACCESSING A VARIABLE WIDTH DATA BUS WITH A VARIABLE WIDTH DATA FIELD 未知

    公开(公告)号：DE3380572D1

    公开(公告)日：1989-10-19

    申请号：DE3380572

    申请日：1983-06-01

    Applicant: IBM

    Inventor： DILL FREDERICK HAYES ,  LING DANIEL TAJEN ,  MATICK RICHARD EDWARD ,  MCBRIDE DENNIS JAY

    IPC: G06F13/36 ,  G06F5/00 ,  G06F5/01 ,  G06F7/76 ,  G06F13/40

    Abstract: A general bit manipulator structure for parallel accessing a variable width data bus wherein, with a data bus of variable width N c and a data field of N f , the structure can place the data field on the data bus with bit 1 of the data field aligned with a selected bit n within the data bus width. If the data field N f extends beyond the end of the data bus, the overflow bits of the data field are "wrapped around" and placed at the beginning of the data bus starting at position 1 of the data bus. Also, special signals are generated and accompany these overflow or wrapped bits. Furthermore, select signals are generated to indicate which bits of the data bus contain valid data when the width of the data field is less than the width of the data bus. Structure includes a modulo N c combinational ring shifter for aligning the data field with the data bus. An overflow signal generator is provided using a subtraction circuit wherein the data field width is subtracted from the data bus width between alignment bit n and the end bit N c . A negative subtraction result indicates overflow and the magnitude of the result specifies the bit positions from bit 1 of the data bus for the wrapped around bits. A select signal generator including two decoders is provided to indicate the valid data bit positions of the data bus.

Patent Agency Ranking