-
公开(公告)号：DE3883528T2
公开(公告)日：1994-03-17
申请号：DE3883528
申请日：1988-06-16
Applicant: IBM
Inventor： CALVIGNAC JEAN , FERAUD JACQUES , NAUDIN BERNARD , PIN CLAUDE LES JARDINS DE CESS , SAINT-GEORGES ERIC
Abstract: This invention relates to a parallel processing method and device for receiving and transmitting HDLC (high level data link control) frames, which improves the performance of a data communication apparatus in a significant way. The bit streams transporting the frames, received from lines 6 are inputted in to register 12, in such a way that n bits are processed during a time interval T. Parallel processor 10 counts the consecutive bits at 1 from the n bits received in interval T and from the bits received in the previous interval T-1, to determine when this number is found equal to 5 which bits have to be deleted, and when this number is found equal to 6 whether a flag is received. As a result it rassembles N-bits characters, with N>n, in register 16. The frame characters to be sent on lines 6 are stored into register 28, and processed in parallel in a time interval T by processor 10 which inserts 0 after five consecutive 1 as a function of the value of the N-bits and as a function of the bit of the previous character, to store into register 32, the bits which are sent on lines 6.
-
公开(公告)号：DE3883528D1
公开(公告)日：1993-09-30
申请号：DE3883528
申请日：1988-06-16
Applicant: IBM
Inventor： CALVIGNAC JEAN , FERAUD JACQUES , NAUDIN BERNARD , PIN CLAUDE LES JARDINS DE CESS , SAINT-GEORGES ERIC
Abstract: This invention relates to a parallel processing method and device for receiving and transmitting HDLC (high level data link control) frames, which improves the performance of a data communication apparatus in a significant way. The bit streams transporting the frames, received from lines 6 are inputted in to register 12, in such a way that n bits are processed during a time interval T. Parallel processor 10 counts the consecutive bits at 1 from the n bits received in interval T and from the bits received in the previous interval T-1, to determine when this number is found equal to 5 which bits have to be deleted, and when this number is found equal to 6 whether a flag is received. As a result it rassembles N-bits characters, with N>n, in register 16. The frame characters to be sent on lines 6 are stored into register 28, and processed in parallel in a time interval T by processor 10 which inserts 0 after five consecutive 1 as a function of the value of the N-bits and as a function of the bit of the previous character, to store into register 32, the bits which are sent on lines 6.
-
Search Results
2
records
(took 0.018 seconds)
