公开(公告)号：CA1313401C

公开(公告)日：1993-02-02

申请号：CA584358

申请日：1988-11-28

Applicant: IBM

Inventor： BOUDON GERARD ,  MOLLIER PIERRE ,  ONG IENG ,  AIPPERSPACH ANTHONY G ,  DANSKY ALLAN H ,  VAN PHAN NGHIA ,  PLUCHINO BIAGIO ,  ZIER STEVEN J ,  ZUCKERMAN ADRIAN

IPC: H03K19/01 ,  H03K19/094

Abstract: A MULTI-EMITTER BICMOS LOGIC CIRCUIT FAMILY WITH SUPERIOR PERFORMANCE A multi emitter multi input BICMOS NAND circuit is provided wherein an output node OUT connected to an output terminal is coupled between pull up and pull down blocks. According to one embodiment of the present invention, the pull up block is comprised of a plurality of identical basic cells, each comprised of a CMOS inverter driving an NPM pull up transistor mounted as an emitter follower. Logic signals are applied on the inputs of the inverters, and the inverted signal (A31, A32) is available at the emitter of the emitter follower which corresponds to the output of the cell. All outputs are tied altogether to perform an OR function and are connected to said output terminal to have a multi emitter like circuit. The pull down block in this embodiment is comprised of two FETs serially connected between said output node OUT and a discharge device such as a feedback NFET, the gate of which is connected to said output node OUT. These two FETs are for driving a NPM pull down transistor, the collector of which is also connected to the output node OUT. The invention includes a number of other embodiments including a feedback inverter embodiment, a parasitic node discharge embodiment, and a BIFET latch embodiment. FR9-87-016

公开(公告)号：AU2003214978A1

公开(公告)日：2004-08-30

申请号：AU2003214978

申请日：2003-01-31

Applicant: IBM

Inventor： HSU LOUIS LU-CHEN ,  SELANDER KARL ,  SORNA MICHAEL ,  ZIER STEVEN J

IPC: H01L21/00 ,  H01L21/8242 ,  H01L21/8246 ,  H01L21/84 ,  H01L27/04 ,  H01L27/105 ,  H01L27/115 ,  H03K3/012 ,  H03K3/356 ,  H04B3/00 ,  H04L25/02 ,  H03K17/00 ,  H03K19/00 ,  H03K19/094 ,  H04B17/00