METHOD FOR PRODUCING LOW-RESISTANCE OHMIC CONTACTS BETWEEN SUBSTRATES AND WELLS IN CMOS INTEGRATED CIRCUITS
    1.
    发明申请
    METHOD FOR PRODUCING LOW-RESISTANCE OHMIC CONTACTS BETWEEN SUBSTRATES AND WELLS IN CMOS INTEGRATED CIRCUITS 审中-公开
    在CMOS集成电路中生成基板和晶体管之间的低电阻OHMIC接触的方法

    公开(公告)号:WO2004032201A3

    公开(公告)日:2004-06-10

    申请号:PCT/EP0310218

    申请日:2003-09-13

    Abstract: A method of fabricating a semiconductor connective region of a first conductivity type through a semiconductor layer of a second conductivity type which at least partly separates a bulk portion of semiconductor body (substrate) of the first conductivity type from a semiconductor well of the first conductivity type includes a step of implanting ions into a portion of the layer to convert the conductivity of the implanted portion to the first conductivity type. This electrically connects the well to the bulk portion of the body. Any biasing potential applied to the bulk portion of the body is thus applied to the well. This eliminates any need to form a contact in the well for biasing the well and thus allows the well to be reduced in size.

    Abstract translation: 一种通过第二导电类型的半导体层制造第一导电类型的半导体连接区域的方法,该半导体层至少部分地将第一导电类型的半导体本体(衬底)的主体部分与第一导电类型的半导体阱分开 包括将离子注入该层的一部分以将注入部分的导电率转换为第一导电类型的步骤。 这将井与本体的主体部分电连接。 因此,施加到身体的主体部分的任何偏置电位被施加到井。 这消除了在井中形成用于偏压井的接触的任何需要,从而允许井的尺寸减小。

Patent Agency Ranking