MICROCONTROLLER DEVICE WITH MULTIPLE INDEPENDENT MICROCONTROLLERS
    1.
    发明申请
    MICROCONTROLLER DEVICE WITH MULTIPLE INDEPENDENT MICROCONTROLLERS 审中-公开
    具有多个独立微控制器的微控制器装置

    公开(公告)号:WO2016149086A3

    公开(公告)日:2016-11-03

    申请号:PCT/US2016021977

    申请日:2016-03-11

    Abstract: A microcontroller device has a housing with a plurality of external pins. a first microcontroller with a first central processing unit (CPU), a first system bus coupled with the first CPU, first memory coupled with the first system bus, and a first plurality of peripheral devices coupled with the first system bus, and a second microcontroller with a second central processing unit (CPU), a second system bus coupled with the second CPU, second memory coupled with the second system bus, and a second plurality of peripheral devices coupled with the second system bus, wherein first and second microcontroller communicate only via a dedicated interface.

    Abstract translation: 微控制器装置具有带有多个外部引脚的外壳。 具有第一中央处理单元(CPU)的第一微控制器,与第一CPU耦合的第一系统总线,与第一系统总线耦合的第一存储器以及与第一系统总线耦合的第一多个外围设备,以及第二微控制器 与第二中央处理单元(CPU),与第二CPU耦合的第二系统总线,与第二系统总线耦合的第二存储器以及与第二系统总线耦合的第二多个外围设备,其中第一与第二微控制器仅通信 通过专用接口。

    LOW-PIN MICROCONTROLLER DEVICE WITH MULTIPLE INDEPENDENT MICROCONTROLLERS
    2.
    发明申请
    LOW-PIN MICROCONTROLLER DEVICE WITH MULTIPLE INDEPENDENT MICROCONTROLLERS 审中-公开
    具有多个独立微控制器的低引脚微控制器件

    公开(公告)号:WO2016149078A3

    公开(公告)日:2016-11-03

    申请号:PCT/US2016021962

    申请日:2016-03-11

    Abstract: A microcontroller device has a housing with a plurality of external pins having a plurality of input/output pins, a first microcontroller with a first central processing unit (CPU), a first system bus coupled with the first CPU, first memory coupled with the first system bus, and a first plurality of peripheral devices coupled with the first system bus, a second microcontroller with a second central processing unit (CPU), a second system bus coupled with the second CPU, second memory coupled with the second system bus, and a second plurality of peripheral devices coupled with the second system bus, and a pad ownership multiplexer unit being controllable to assign control of the input/output pins to either the first microcontroller or the second microcontroller, wherein the number of external pins is less than the sum of a data bus width of the first and second microcontroller.

    Abstract translation: 微控制器装置具有壳体,多个外部引脚具有多个输入/输出引脚,具有第一中央处理单元(CPU)的第一微控制器,与第一CPU耦合的第一系统总线,与第一中央处理单元 系统总线和与第一系统总线耦合的第一多个外围设备,具有第二中央处理单元(CPU)的第二微控制器,与第二CPU耦合的第二系统总线,与第二系统总线耦合的第二存储器,以及 与第二系统总线耦合的第二多个外围设备,以及焊盘所有权复用器单元,其可控制以将输入/输出引脚的控制分配给第一微控制器或第二微控制器,其中外部引脚的数量小于 第一和第二微控制器的数据总线宽度之和。

Patent Agency Ranking