Abstract:
PROBLEM TO BE SOLVED: To provide a system and a method for performing the digital receive processing for multiple signals received over the same RF band. SOLUTION: Digital RF samples are stored in a RAM queue which is accessed by a searcher and a demodulator. The searcher and the demodulator are preferably located on the same integrated circuit along with the RAM queue. The demodulator demodulates a set of reverse link signals stored within the RAM queue where each reverse link signal is received with a particular time offset and processed using a particular channel code. The searcher periodically searches for reverse link signals not being processed by the demodulator, and for access requests transmitted via the access channel. The searcher preferably searches during the worthy power control groups of each reverse link signal, which corresponds to the two of sixteen power control groups transmitted during a 1/8 rate frame. COPYRIGHT: (C)2009,JPO&INPIT
Abstract:
PROBLEM TO BE SOLVED: To provide a remote unit receiver capable of demodulating a plurality of signal instances corresponding to a single remote unit to which a signal is transmitted. SOLUTION: A first instance signal is demodulated to generate a first set energy value corresponding to a data value which is likely a first set signal. A second instance signal is demodulated to generate a second set energy value corresponding to a data value which is likely the first set signal. The first and second set energy values are coupled to determine an energy value of the sets coupled subsequently. A first estimated value of the most likely transmitting data value is determined based on the energy value of the sets coupled. COPYRIGHT: (C)2011,JPO&INPIT
Abstract:
PROBLEM TO BE SOLVED: To provide an apparatus to determine a transform of a block of encoded data.SOLUTION: The block of encoded data comprises a plurality of data elements. An input register is configured to receive a predetermined quantity of data elements. At least one butterfly processor is coupled to the input register and is configured to perform at least one mathematical operation on selected pairs of data elements to produce an output of processed data elements. At least one intermediate register is coupled to the butterfly processor and configured to temporarily store the processed data. A feedback loop is coupled to the intermediate register and the butterfly processor and is configured, if enabled, to transfer a first portion of processed data elements to the appropriate butterfly processor to perform additional mathematical operations and, if disabled, to transfer a second portion of processed data elements to at least one holding register.
Abstract:
PROBLEM TO BE SOLVED: To provide an efficient DCT (discrete cosine transform) computing circuit of DCT-encoded data. SOLUTION: An input register is configured to receive a predetermined quantity of data elements. At least one butterfly processor is coupled to the input register and is configured to perform at least one mathematical operation on selected pairs of data elements to produce an output of processed data elements. At least one intermediate register is coupled to the butterfly processor and configured to temporarily store the processed data. A feedback loop is coupled to the intermediate register and the butterfly processor, and if enabled, is configured to transfer a first portion of processed data elements to the appropriate butterfly processor to perform additional mathematical operations, and if disabled, is configured to transfer a second portion of processed data elements to at least one holding register. COPYRIGHT: (C)2009,JPO&INPIT
Abstract:
A method and apparatus for efficient encoding of linear block codes uses a lookup table including a set of impulse responses to support faster performance by encoding in parallel. Advantages include a scalability that is lacking in existing schemes.
Abstract:
Techniques for polling fingers on a channel (which are fingers for which symbols are to be combined) to determine the last finger on the channel. As each finger is polled, the polled finger compares its state information with the state information for the channel to determine whether or not it is the last finger on the channel. If the polled finger is deemed as the last finger then, (1) the channel state information is updated with the polled finger state information, and (2) the symbols provided by the polled finger may be marked as being ready for subsequent processing. This avoids buffering the demodulated symbols for a duration time that is longer than the largest expacted difference between the earliest and the latest arriving mutipath components.
Abstract:
Apparatus and method for selecting an appropriate parameter at decompression are disclosed. In particular, when adaptive block size discrete cosine transform compression is used to compress data, different combinations of sub-blocks can be generated. To decompress the different combinations of sub-blocks, the appropriate parameter is selected based on block size assignment information and the address of data in the data block.
Abstract:
A packet-based processing system suitable for various applications, such as for a base station or a terminal in a wireless communication system, is described. The packet-based processing system may include multiple processing modules and at least one transport module. The processing modules may send packets to one another via a common packet interface and may operate asynchronously. The transport module(s) may forward the packets sent by the processing modules and may operate asynchronously with respect to the processing modules. Each processing module may include a network interface, at least one buffer, a packet parser, a packet builder, and at least one processing unit. Each processing module may support at least one service. Each packet may include a header and a payload. The header may include a source service address for a source service sending the packet and a destination service address for a recipient service receiving the packet.
Abstract:
A method and apparatus for compressing fixed point signals without introducing a bias. Signals are compressed according to a dithered rounding approach wherein signal values are rounded up and rounded down with approximately equal probability, canceling the bias that would otherwise result from the rounding operation. Numerical properties of the input signal are exploited in order to determine whether the signal value should be rounded up or down. Signal compression may, therefore, be introduced at multiple points within a system without accumulating a signal bias and degrading downstream performance. Further, one bit signal compression may be achieved in a particularly efficient fashion with a minimal amount of hardware.
Abstract:
Certain aspects of the present disclosure support techniques for collecting system information in a network on a chip (NoC). A dedicated packet may be transmitted from a source node to a destination node. As it traverses through the NoC, the dedicated packet may collect information from various nodes, which may be made available by the destination node. The collected information may be used in an effort to detect failures and collect statistics regarding the NoC.