-
公开(公告)号:DE69319886T2
公开(公告)日:1999-03-18
申请号:DE69319886
申请日:1993-03-31
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: OLIVO MARCO , PASCUCCI LUIGI
Abstract: There is described a semiconductor memory comprising a matrix of lines and columns of memory cells, wherein the columns (BL) are grouped together in sectors, each sector representing the portion of the matrix itself related to a data input/output line. Each sector is in turn divided into packets (1) of columns, and there are redundancy columns (BLR) suitable for replacing a matrix column (BL) containing defective memory cells. Each of the redundancy columns (BLR) is included in a respective packet (1). The memory also comprises control circuits (5,6,7) to execute the abovementioned replacement.
-
公开(公告)号:DE69029968T2
公开(公告)日:1997-06-05
申请号:DE69029968
申请日:1990-11-19
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: PASCUCCI LUIGI , OLIVO MARCO
-
公开(公告)号:DE69026946T2
公开(公告)日:1996-09-05
申请号:DE69026946
申请日:1990-11-19
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: PASCUCCI LUIGI , OLIVO MARCO
-
公开(公告)号:DE69109521T2
公开(公告)日:1996-03-14
申请号:DE69109521
申请日:1991-02-07
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: PASCUCCI LUIGI , OLIVO MARCO
Abstract: A voltage-boosted phase oscillator for driving a voltage multiplier comprises two intermeshed ring oscillators, each composed by an odd number of inverters connected in cascade through a closed loop and generating a normal phase and a voltage-boosted phase derived from the normal phase through a bootstrap circuit. The frequency of oscillation of both intermeshed ring oscillators is established by means of two similar RC networks common to both loops. The synchronization of the respective oscillations of the two rings is ensured by means of a plurality of SR flip-flops connected in cascade, formed by two NAND gates which, singularly, constitute as many inverters of the two rings. The oscillation and the arresting of the oscillation are controlled by means of a logic signal fed to a common input of a first pair of NAND gates which constitute respectively a first inverter of the relative ring oscillator and to a second input of which the phase produced by the relative ring oscillator is fed.
-
公开(公告)号:DE68910597D1
公开(公告)日:1993-12-16
申请号:DE68910597
申请日:1989-06-23
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: OLIVO MARCO , PASCUCCI LUIGI , VILLA CORRADO
-
公开(公告)号:ITVA910020A1
公开(公告)日:1993-01-26
申请号:ITVA910020
申请日:1991-07-25
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: OLIVO MARCO , PASCUCCI LUIGI
IPC: G11C20060101
-
公开(公告)号:IT9083607A1
公开(公告)日:1991-08-24
申请号:IT8360790
申请日:1990-02-23
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: OLIVO MARCO , PASCUCCI LUIGI
IPC: G11C20060101 , G11C11/419 , G11C16/06 , G11C16/28 , G11C17/00 , G11C17/18
-
公开(公告)号:IT1225608B
公开(公告)日:1990-11-22
申请号:IT8364788
申请日:1988-07-06
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: OLIVO MARCO , PASCUCCI LUIGI , VILLA CORRADO
-
公开(公告)号:IT1221261B
公开(公告)日:1990-06-27
申请号:IT8364588
申请日:1988-06-28
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: OLIVO MARCO , PASCUCCI LUIGI , VILLA CORRADO
Abstract: A wholly integrated, multistage, CMOS voltage multiplier utilizes as a diode structure for transferring electric charge from an input node to an output node of each stage an enhancement type MOS transistor, the gate of which is coupled to the same switching phase to which the output capacitor of the stage is connected by means of a coupling capacitor. During a semicycle of charge transfer through said MOS transistor, the coupling capacitor charges through a second MOS transistor of the same type and having the same threshold of said charge transfer MOS transistor, connected in a diode configuration between the output node of the stage and the gate of the charge transfer MOS transistor, in order to cut-off the latter when reaching a voltage lower than the voltage reached by the output node by a value equal to the threshold value of said second transistor. In this way, a significant voltage drop across the charge transfer transistor is efficiently eliminated, thus allowing the generation of a sufficiently high output voltage though having available a relatively low supply voltage.
-
公开(公告)号:DE69220632D1
公开(公告)日:1997-08-07
申请号:DE69220632
申请日:1992-08-27
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: PASCUCCI LUIGI , OLIVO MARCO
Abstract: A power-on reset circuit utilizes capacitive couplings and does not establish any static current path bewteen the supply rails. The circuit has a null static consumption and may be advantageously integrated in CMOS micrologics. Moreover the circuit is insensitive to rebounds on the supply rails and to internal and external noise.
-
-
-
-
-
-
-
-
-