-
公开(公告)号：JPH07298101A
公开(公告)日：1995-11-10
申请号：JP29325394
申请日：1994-11-28
Applicant: ST MICROELECTRONICS SRL , CONS RIC MICROELETTRONICA
Inventor： MANCUSO MASSIMO , POLUZZI RINALDO , RIZZOTTO GIANGUIDO
Abstract: PURPOSE: To attain noise reduction through a filter for filtering only the noise- containing signal sections in digital video signals. CONSTITUTION: Each circuit means is operated by a fuzzy logic and provided with inference circuits (look-up tables) C1 and C2 and digital subtracters S1-S4. Each subtracter has an input terminal and is provided for receiving an individual digital video signal for reporting information concerning the pixel to be processed. The number of circuit means included in a filter 1 depends on the size of an image to be processed, and secondly, depends on the number of directions under the operation of a line operator. While using fuzzy type logic rules, a noise calculation circuit 4 compares trigger levels determined in the circuits C1 and C2 with such a trigger level. Thus, noise contained in the digital video signal are reduced effectively.
-
公开(公告)号：JPH07298301A
公开(公告)日：1995-11-10
申请号：JP10261595
申请日：1995-04-26
Applicant: CONS RIC MICROELETTRONICA , ST MICROELECTRONICS SRL
Inventor： MANCUSO MASSIMO , POLUZZI RINALDO , RIZZOTTO GIANGUIDO
Abstract: PURPOSE: To provide high resolution of video and to eliminate the defects of conventional techniques by providing a calculation block which is connected to an input terminal and operated by a fuzzy-logic based processing method and which executes a switch between at least two different interpolation processing methods. CONSTITUTION: For a TV signal scanning converting device 1, luminance/ chrominance signals CFy and CFuv and signals PFy and PFuv corresponding to image fields are inputted to an interface(IF) 2. The IF 2 is operated with a fuzzy logic and supplies TV signals components Xy and Piy to input terminals Pi and X of a filtering block 3. A calculation block CALC1 is operated with a fuzzy logic processing method, receives a luminance component Y and detects the front and motion of a TV signal, while utilizing information in two continuous image fields. On the other hand, an arithmetic block 5 inputs an average parameter, which is calculated based on pixels (Pi , Pj and x) of image fields, to the calculation block CALC1 . A block MAX calculates and outputs the peak value of plural signals to be inputted.
-
公开(公告)号：JPH07240858A
公开(公告)日：1995-09-12
申请号：JP23539494
申请日：1994-09-29
Applicant: ST MICROELECTRONICS SRL , CONS RIC MICROELETTRONICA
Inventor： MANCUSO MASSIMO , POLUZZI RINALDO , RIZZOTTO GIANGUIDO
Abstract: PURPOSE: To provide a filter architecture optimizable and easily executable by using fuzzy logic. CONSTITUTION: This filter is provided with a filter circuit 2 for separating high band components and low band components from input signals for video images, a brilliance estimating circuit 6 for obtaining the mean brilliance value of respective plural sections for which the video images are divided, first and second video characteristic adjustment circuits 4 and 5 for changing the high band components and the low band components in response to the mean brilliance value and a totaling circuit 36 for combining the changed high band components and low band components and generating filtered video signals.
-
公开(公告)号：JPH07141184A
公开(公告)日：1995-06-02
申请号：JP12784094
申请日：1994-06-09
Applicant: ST MICROELECTRONICS SRL , CONS RIC MICROELETTRONICA
Inventor： RUSSO BIAGIO , POLUZZI RINALDO , LUZZI CLAUDIO
Abstract: PURPOSE: To perform an operation at a high calculation speed and at the high degree of a resolution while making a required storage capacity for a hardware to carry out a belonging relation function extremely small. CONSTITUTION: This electronic controller 1A is provided with a buffer part 8 for reproducing the effective value of the belonging relation function and extracting prescribed weight included in the inference rule of fuzzy logic calculation between a storage part 5A for storing a plurality of values of the belonging relation function and the calculation part 6. The storage part 5A is a size corresponding to a large number of non-zero values of the belonging relation function related to a selected point among the finite number of points and the selected point is provided with the maximum number of the non-zero value.
-
公开(公告)号：JPH08190628A
公开(公告)日：1996-07-23
申请号：JP20877595
申请日：1995-08-16
Applicant: ST MICROELECTRONICS SRL , CONS RIC MICROELETTRONICA
Inventor： PENNINO LAURA , MANCUSO MASSIMO , TRAVAGLIA FEDERICO , POLUZZI RINALDO , RIZZOTTO GIANGUIDO
Abstract: PROBLEM TO BE SOLVED: To perform an excellent noise reduction operation while preserving useful high-pass (high band) information. SOLUTION: This device is provided with an interface 1 for obtaining the gray levels of the pixel to be processed of images and the adjacent pixel, a difference circuit 2 for generating the difference of the gray levels of the pixel to be processed and the adjacent pixel, a fuzzy flat area smoothing circuit 8 for performing the low-pass (low band) smoothing of an almost uniform area stipulated by the pixel and the adjacent pixel, an edge preservation smoothing circuit 9 for performing a low-pass filtering processing to a high frequency information area stipulated by the pixel and the adjacent pixel, an area voter circuit 4 for supplying a measurement value for examining whether or not the area stipulated by the pixel and the adjacent pixel is almost uniform and a soft switching circuit 10 for weighting the output of the smoothing circuits 8 and 9 based on the measurement value.
-
Patent Agency Ranking
公开(公告)号：JPH08102873A
公开(公告)日：1996-04-16
申请号：JP10261495
申请日：1995-04-26
Applicant: CONS RIC MICROELETTRONICA , ST MICROELECTRONICS SRL
Inventor： MANCUSO MASSIMO , POLUZZI RINALDO , RIZZOTTO GIANGUIDO
Abstract: PURPOSE: To reduce noise of a television signal and also perform simultaneous scan conversion by including a noise reducing circuit and a simultaneous scan conversion circuit of a TV signal. CONSTITUTION: A filter archtecture is provided with at least one filter 3 which has plural digital inputs Pi and X that receive television signal elements through an interface and also has a few outputs NR and includes at least one interpolating block which takes a result of a filtering operation for noise that is associated with a television signal by the outputs NR, is connected to an input in the filter 3, also operates in fuzzy theory and executes scan conversion of a television signal that should be presented to other outputs SRC of the filter 3.
-
公开(公告)号：DE69528351D1
公开(公告)日：2002-10-31
申请号：DE69528351
申请日：1995-04-28
Applicant: ST MICROELECTRONICS SRL , CONS RIC MICROELETTRONICA
Inventor： BRUNO DARIO , POLUZZI RINALDO , MANARESI NICOLO , FRANCHI ELEONORA
Abstract: The analog processor of this invention is programmable and capable of storing the processing coefficients in analog form. It comprises a storage section (MEM) having at least one output, plural outputs in most cases, and being adapted to respectively generate programming signals (PP) on such outputs; the storage section (MEM) is input a plurality of supply voltage signals (VI) and is operative to produce, in connection with information stored therein, one of the supply voltage signals on each of the outputs, it being understood that one voltage signal may be produced on several such outputs. Advantageously, the processor can also be programmed in a simple manner from circuits of the digital type if switches (SW) controlled by storage elements (E) are used in the storage section (MEM).
-
公开(公告)号：DE69522313D1
公开(公告)日：2001-09-27
申请号：DE69522313
申请日：1995-04-28
Applicant: ST MICROELECTRONICS SRL , CONS RIC MICROELETTRONICA
Inventor： BRUNO DARIO , POLUZZI RINALDO , MANARESI NICOLO , FRANCHI ELEONORA
Abstract: The analog processor of this invention can carry out processings independently of the operating temperature and process parameters, in a reliable manner and at high performance levels using fairly simple circuitry. To achieve this independence, the processor is basically implemented and integrated with MOS transistors, has both voltage inputs (AI) and outputs (OUT), and includes a biasing section (BIAS) which supplies voltage bias signals (VG), of which at least one is substantially the sum of a voltage proportional to the threshold voltage of the MOS transistors and a reference voltage. This reference voltage can be extracted from a reference potential which is stable to temperature and process parameters, for example that produced by a bandgap type of generator. A major feature of the processor according to the invention is the linearity of its input-output characteristic relative to that reference voltage. It follows that it may be advantageous to extract that reference voltage by division from a signal indicating the width of the input signal variation range, thereby to achieve compensation for or independence of variations of this range.
-
公开(公告)号：DE69328251D1
公开(公告)日：2000-05-04
申请号：DE69328251
申请日：1993-11-30
Applicant: ST MICROELECTRONICS SRL , CONS RIC MICROELETTRONICA
Inventor： MANCUSO MASSIMO , POLUZZI RINALDO , RIZZOTTO GIANGUIDO
IPC: G06T5/00
-
公开(公告)号：DE69433225D1
公开(公告)日：2003-11-13
申请号：DE69433225
申请日：1994-04-27
Applicant: ST MICROELECTRONICS SRL , CONS RIC MICROELETTRONICA
Inventor： MANCUSO MASSIMO , POLUZZI RINALDO , RIZZOTTO GIANGUIDO
Abstract: A television signal scanning conversion device of the type comprising at least one filtering block (3) having a plurality of digital inputs (Pi, X) which receive through an interface (2) components (X, Pi) of an interlaced television signal comprises also at least one calculation block (CALC1) connected to the signal inputs and operating with fuzzy logic. Said calculation block is capable of executing a switch between at least two different interpolation procedures, to wit interfield and intrafield.
-
-
-
-
-
-
-
-
-
Search Results
52
records
(took 0.028 seconds)
