中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

10 records (took 0.025 seconds)

    An arrangement
    5.
    发明公开
    An arrangement 审中-公开
    一项安排

    公开(公告)号：EP2515442A1

    公开(公告)日：2012-10-24

    申请号：EP11425111.9

    申请日：2011-04-21

    Applicant: STMicroelectronics SA ,  STMicroelectronics Srl ,  L'Université de Monastir

    Inventor： Zid, Mounir ,  Scandurra, Alberto ,  Pistritto, Carmelo ,  Tourki, Rached

    IPC: H03M9/00

    CPC classification number: H03M9/00

    Abstract: An arrangement comprises an input configured to receive data; and at least one multiplexer configured to receive a first logic level at a first input and a second logic level at a second level, at least a part of said data being received at a control input of said multiplexer.

    Abstract translation: 一种配置包括被配置为接收数据的输入; 以及至少一个多路复用器，被配置为在第一输入端接收第一逻辑电平并且在第二电平接收第二逻辑电平，所述数据的至少一部分在所述多路复用器的控制输入端被接收。

    An arrangement
    6.
    发明公开
    An arrangement 审中-公开
    Anordnung

    公开(公告)号：EP2515226A1

    公开(公告)日：2012-10-24

    申请号：EP11425113.5

    申请日：2011-04-21

    Applicant: STMicroelectronics SA ,  STMicroelectronics Srl

    Inventor： Zid, Mounir ,  Scandurra, Alberto

    IPC: G06F5/08

    CPC classification number: G06F5/08

    Abstract: An arrangement comprising a plurality of data stores, each data store being configured to store data, and a controller arranged to selectively apply a clock signal to said respective data stores.

    Abstract translation: 一种包括多个数据存储器的装置，每个数据存储器被配置为存储数据，以及控制器，被布置为选择性地将时钟信号应用于所述各个数据存储器。

    Clock gating circuit using a Muller C- element
    7.
    发明公开
    Clock gating circuit using a Muller C- element 审中-公开
    Taktgatterschaltung mit Muller-C元素

    公开(公告)号：EP2515197A1

    公开(公告)日：2012-10-24

    申请号：EP11425114.3

    申请日：2011-04-21

    Applicant: STMicroelectronics SA ,  STMicroelectronics Srl

    Inventor： Zid, Mounir ,  Scandurra, Alberto

    IPC: G06F1/04

    CPC classification number: G06F1/04 ,  G06F1/10

    Abstract: A circuit comprises a first Muller gate having a first input configured to receive a clock signal, a second input configured to receive an enable signal and an output. A logic circuit is also provided having a first input configured to receive said clock signal, and a second input configured to receive an input dependent on said output, said logic circuit being configured to provide a gated clock output.

    Abstract translation: 电路包括具有被配置为接收时钟信号的第一输入的第一穆勒门，被配置为接收使能信号和输出的第二输入。 还提供了具有被配置为接收所述时钟信号的第一输入的逻辑电路，以及被配置为接收依赖于所述输出的输入的第二输入，所述逻辑电路被配置为提供门控时钟输出。

    ">
    8.
    发明公开
    "Method of exchanging information in a communication network, corresponding communication network and computer program product" 有权
    一种用于在相应的网络上芯片通信网络和计算机程序产品在网络的片上通信网络交换信息的方法

    公开(公告)号：EP2173066A1

    公开(公告)日：2010-04-07

    申请号：EP09169415.8

    申请日：2009-09-03

    Applicant: STMicroelectronics Srl

    Inventor： Scandurra, Alberto ,  Falconeri, Giuseppe ,  Mangano, Daniele

    IPC: H04L12/46 ,  H04L12/56

    CPC classification number: H04L49/10 ,  H04L49/109 ,  H04L49/55

    Abstract: A method of perform transactions in a communication network, wherein information is exchanged between Intellectual Property (IP) cores. The information is transported in packets (P) including a header (HD) for transporting control information, and one or more payloads (PL) transporting content.
    The method provide the use of a versatile packet format (HF1-HF17) adapted to transport different traffic patterns generated by Intellectual Property (IP) cores using different protocols to ensure a simple interoperability between the Intellectual Property (IP) cores, providing also the configurability of the granularity arbitration process in order to correct crossing the routers in the communication network.

    Abstract translation: 在通信网络中进行交易的方法，worin信息知识产权（IP）核心之间交换。 的信息以分组（P）包括一个用于转移控制信息的报头（HD），以及一个或多个有效载荷（PL）传输内容传送。 该方法提供了使用通用的数据包格式（HF1-HF17）angepasst的传输由知识产权（IP）产生不同的流量模式内核使用不同的协议，以确保知识产权（IP）核心之间一个简单的互操作性，从而提供了可配置性 为了仲裁过程的粒度来校正交叉的路由器的通信网络。

    Data serializer
    10.
    发明公开
    Data serializer 审中-公开
    数据串行器

    公开(公告)号：EP2515443A1

    公开(公告)日：2012-10-24

    申请号：EP11425112.7

    申请日：2011-04-21

    Applicant: STMicroelectronics SA ,  STMicroelectronics Srl ,  L'Université de Monastir

    Inventor： Zid, Mounir ,  Scandurra, Alberto ,  Pistritto, Carmelo ,  Tourki, Rached

    IPC: H03M9/00

    CPC classification number: H03M9/00

    Abstract: A data serializer comprising an input configured to receive a plurality of sets of parallel data, each set of data comprising n bits and at least one serializing stage configured to receive a set of n bits of parallel data and to convert said parallel data to a serial stream of data, said at least one serializing stage comprising a chain of flip flops each of which is arranged to selectively receive one of a bit of data and data output from a preceding flip flop, an output of a last flip flop of said chain of flip flops providing said serial stream of data.

    Abstract translation: 一种数据串行化器，包括被配置为接收多组并行数据的输入，每组数据包括n位，并且至少一个串行化级被配置为接收一组n位并行数据并将所述并行数据转换为串行 数据流，所述至少一个串行化级包括一串触发器，每一个触发器被安排为选择性地接收从前一个触发器输出的一位数据和数据中的一个，所述链的最后一个触发器的输出 提供所述串行数据流的触发器。

Patent Agency Ranking