Abstract:
PROBLEM TO BE SOLVED: To provide a high-performance integrated circuit, particularly an integrated circuit with air gaps that fully supports metal interconnection, for the solution of problems associated with the prior art. SOLUTION: The structure of the integrated circuit comprises: a substrate 11 with an underlayer 12; the first metallic pattern 13 formed in the underlayer; the second metallic layer 17 formed above the first metallic pattern; a supporting structure with an isotropic-etched dielectric layer 14 that supports the second metallic pattern formed between the first metallic pattern and the second metallic pattern; and multiple air gaps 18a formed in a gap in the second metallic pattern that is composed of a capping layer 19. COPYRIGHT: (C)2004,JPO
Abstract:
PROBLEM TO BE SOLVED: To avoid excessively polishing a metal line which would increase the resistance of metal lines and the parasitic capacitance between conductor lines by forming a double waveform pattern, using shallow dummy metal lines. SOLUTION: A thin adhesive layer 328 is formed in shallow metal line trenches and on the surface of an inter-metal dielectric layer 317 along the side walls and bottoms of second metal line trenches, vias, and third metal line trenches, a metal layer and adhesive layer 328 located higher than the inter-metal dielectric layer 317 are polished by the chemical-mechanical polishing to result in that metal layer filled in the second metal line trenches, third metal line trenches 326 and shallow dummy metal line trenches have the same height as the inter-metal dielectric layer 317, thereby avoiding excessively polishing the metal lines which would increase the resistance and hence the operation speed of the device not becomes low because of a small parasitic capacitance.
Abstract:
A method for chemical mechanical polishing a component includes providing an oxide layer and forming at least one via through the oxide layer. A tungsten layer is formed within the via and over the oxide layer. A first chemical mechanical polishing step is carried out on a polishing pad using a first slurry having an oxidizing component and having a pH of approximately 2 to approximately 4 to remove the tungsten layer from over the oxide layer. A second chemical mechanical polishing step is carried out on the polishing pad using a second slurry having a pH of approximately 2 to approximately 4 to polish scratches out of the oxide layer.
Abstract:
Chemical mechanical polishing, of a semiconductor wafer with a tungsten layer (38) on a dielectric layer (32), uses a single polishing pad (44) and a first slurry mixture (42) containing an oxidising agent to polish the tungsten and expose the dielectric layer. A second slurry mixture containing an oxide etchant is then used to polish the dielectric. Both slurry mixtures have a pH of 2-4. The first slurry includes water, Fe(NO3)3, Al2O3, H2O2, and may also contain KIO3.
Abstract:
A method for chemical mechanical polishing a component includes providing an oxide layer and forming at least one via through the oxide layer. A tungsten layer is formed within the via and over the oxide layer. A first chemical mechanical polishing step is carried out on a polishing pad using a first slurry having an oxidizing component and having a pH of approximately 2 to approximately 4 to remove the tungsten layer from over the oxide layer. A second chemical mechanical polishing step is carried out on the polishing pad using a second slurry having a pH of approximately 2 to approximately 4 to polish scratches out of the oxide layer.