DATA PROCESSING APPARATUS, PERFORMANCE EVALUATION/ANALYSIS APPARATUS, AND PERFORMANCE EVALUATION/ANALYSIS SYSTEM AND METHOD
    71.
    发明申请
    DATA PROCESSING APPARATUS, PERFORMANCE EVALUATION/ANALYSIS APPARATUS, AND PERFORMANCE EVALUATION/ANALYSIS SYSTEM AND METHOD 审中-公开
    数据处理设备,性能评估/分析设备,性能评估/分析系统和方法

    公开(公告)号:US20120095728A1

    公开(公告)日:2012-04-19

    申请号:US13333281

    申请日:2011-12-21

    Inventor: Atsushi UBUKATA

    Abstract: A data processing apparatus is provided which allows easy identification of a correspondence relationship between a trace packet and a performance packet. The data processing apparatus includes: a measurement trigger generation unit that generates a measurement trigger; a performance monitor unit that measures a performance measurement event collected from a central processing unit (CPU) and outputs a measurement value; and a CPU trace unit that generates a trace packet sequence of trace information including an operation record of the CPU. Upon receipt of the measurement trigger, the performance monitor unit starts or ends measurement of performance metrics or outputs the measurement value, while, upon receipt of the measurement trigger, the CPU trace unit generates a trigger packet indicating generation of the measurement trigger and inserts the trigger packet, at a position corresponding to timing with which the measurement trigger is generated, into the trace packet sequence.

    Abstract translation: 提供了一种数据处理装置,其允许容易地识别跟踪分组和演奏分组之间的对应关系。 数据处理装置包括:测量触发产生单元,其生成测量触发; 性能监视器单元,其测量从中央处理单元(CPU)收集的性能测量事件并输出测量值; 以及CPU跟踪单元,其生成包括CPU的操作记录的跟踪信息的跟踪分组序列。 在接收到测量触发时,性能监视器单元开始或结束性能度量的测量或输出测量值,而在接收到测量触发时,CPU跟踪单元产生指示产生测量触发的触发分组,并插入 在对应于生成测量触发的定时的位置处的触发分组进入跟踪分组序列。

    SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR MONITORING MEMORY ACCESS
    72.
    发明申请
    SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR MONITORING MEMORY ACCESS 有权
    用于监控存储器访问的系统,方法和计算机程序产品

    公开(公告)号:US20120054374A1

    公开(公告)日:2012-03-01

    申请号:US12869535

    申请日:2010-08-26

    CPC classification number: G06F11/3442 G06F11/3476 G06F2201/88 G06F2201/885

    Abstract: According to one aspect of the present disclosure a method and technique for monitoring memory access is disclosed. The method includes monitoring access to a memory unit, updating an activity cache associated with an incrementor with access data corresponding to accesses to the memory unit, monitoring a rate of access to the memory unit, adjusting a sample rate of the access data for storage in the memory unit based on the rate of access, and scaling a value of the access data based on the sample rate.

    Abstract translation: 根据本公开的一个方面,公开了一种用于监视存储器访问的方法和技术。 该方法包括监视对存储器单元的访问,使用与对存储器单元的访问相对应的访问数据来更新与增量器相关联的活动高速缓存,监视对存储器单元的访问速率,调整访问数据的采样率以便存储 基于访问速率的存储器单元,以及基于采样率来缩放访问数据的值。

    METHOD FOR ANALYZING PERFORMANCE INFORMATION
    73.
    发明申请
    METHOD FOR ANALYZING PERFORMANCE INFORMATION 有权
    分析性能信息的方法

    公开(公告)号:US20110276755A1

    公开(公告)日:2011-11-10

    申请号:US13186852

    申请日:2011-07-20

    Abstract: A performance information display method using a computer, includes the steps, in the computer, of reading out information data of a storage device previously stored in a storage device and information data of a plurality of devices utilizing the storage device, displaying an identifier of the storage device and identifiers of a plurality of devices utilizing the storage device on a screen on the basis of the information data read out, accepting a command to select the displayed identifier of the storage device, and displaying performance information data of the devices utilizing the selected storage device in association on the basis of the accepted command and the information data read out.

    Abstract translation: 使用计算机的演奏信息显示方法包括在计算机中读出预先存储在存储装置中的存储装置的信息数据和利用存储装置的多个装置的信息数据的步骤的步骤, 存储装置和基于读出的信息数据在屏幕上利用存储装置的多个装置的标识符,接受选择所显示的存储装置的标识符的命令,以及使用所选择的显示的装置显示装置的演奏信息数据 存储装置根据所接受的命令和读出的信息数据相关联。

    Apparatus for managing remote copying between storage systems
    74.
    发明授权
    Apparatus for managing remote copying between storage systems 有权
    用于管理存储系统之间的远程复制的装置

    公开(公告)号:US08010490B2

    公开(公告)日:2011-08-30

    申请号:US12025241

    申请日:2008-02-04

    Abstract: A resource status value, which shows the resource status of a resource to be utilized in a remote copy that conforms to a copy mode configured for a copy unit created from a first data volume and a second data volume, is acquired either regularly or irregularly. A determination is made as to whether or not the acquired resource status value exceeds a prescribed threshold, and when it is determined that the acquired resource status value exceeds this prescribed threshold, either the resource to be used for a remote copy conforming to a configured copy mode is increased, or the configured copy mode is changed to a different copy mode.

    Abstract translation: 显示资源状态值,其显示定期地或不规则地获取符合与从第一数据量和第二数据量创建的复制单元配置的复制模式的远程副本中要使用的资源的资源状态。 确定所获取的资源状态值是否超过规定的阈值,并且当确定所获取的资源状态值超过该规定阈值时,要使用于配置副本的远程副本的资源 模式增加,或配置的复制模式更改为不同的复制模式。

    Prefetch processing apparatus, prefetch processing method, storage medium storing prefetch processing program
    75.
    发明授权
    Prefetch processing apparatus, prefetch processing method, storage medium storing prefetch processing program 失效
    预取处理装置,预取处理方法,存储预取处理程序的存储介质

    公开(公告)号:US08006041B2

    公开(公告)日:2011-08-23

    申请号:US12042891

    申请日:2008-03-05

    Abstract: A prefetch processing apparatus includes a central-processing-unit monitor unit that monitors processing states of the central processing unit in association with time elapsed from start time of executing a program. A cache-miss-data address obtaining unit obtains cache-miss-data addresses in association with the time elapsed from the start time of executing the program, and a cycle determining unit determines a cycle of time required for executing the program. An identifying unit identifies a prefetch position in a cycle in which a prefetch-target address is to be prefetched by associating the cycle determined by the cycle determining unit with the cache-miss data addresses obtained by the cache-miss-data address obtaining unit. The prefetch-target address is an address of data on which prefetch processing is to be performed.

    Abstract translation: 预取处理装置包括中央处理单元监视单元,其与从执行程序的开始时间起经过的时间相关联地监视中央处理单元的处理状态。 高速缓存未命中数据地址获取单元从执行程序的开始时刻起经过的时间结果获得高速缓存未命中数据地址,循环确定单元确定执行程序所需的时间周期。 识别单元通过将由循环确定单元确定的周期与由高速缓存未命中数据地址获取单元获得的高速缓存未命中数据地址相关联来在预取取目标地址预取的周期中识别预取位置。 预取目标地址是要执行预取处理的数据的地址。

    Method for analyzing performance information
    76.
    发明授权
    Method for analyzing performance information 有权
    分析性能信息的方法

    公开(公告)号:US08006035B2

    公开(公告)日:2011-08-23

    申请号:US12401071

    申请日:2009-03-10

    Abstract: A computer system having a management computer, a storage system including a plurality of RAID groups and a plurality of ports used for accessing storage areas in the plurality of RAID groups, and a plurality of computers coupled to the storage system using computer volumes, each of the computer volumes being configured by one of the RAID groups and accessed via one of the ports. A management computer executes to: receive computer performance information from the plurality of computers, receive resource information indicating a resource of the storage system, the resource being one of the plurality of RAID groups or one of the plurality of ports, and display a part of the computer performance information, which is performance information related to a part of the plurality of computers using a part of the computer volumes related to the resource of the storage system indicated by the resource information.

    Abstract translation: 一种具有管理计算机的计算机系统,包括多个RAID组的存储系统和用于访问所述多个RAID组中的存储区域的多个端口以及使用计算机卷耦合到所述存储系统的多个计算机, 计算机卷由其中一个RAID组配置并通过其中一个端口访问。 管理计算机执行以下操作:从所述多台计算机接收计算机性能信息,接收指示所述存储系统的资源的资源信息,所述资源是所述多个RAID组中的一个或所述多个端口中的一个,并且显示所述 计算机性能信息,其是使用与资源信息指示的存储系统的资源相关的计算机卷的一部分与多个计算机的一部分相关的性能信息。

    INSTRUMENTATION OF HARDWARE ASSISTED TRANSACTIONAL MEMORY SYSTEM
    77.
    发明申请
    INSTRUMENTATION OF HARDWARE ASSISTED TRANSACTIONAL MEMORY SYSTEM 有权
    硬件辅助交易记录系统的仪器仪表

    公开(公告)号:US20110145498A1

    公开(公告)日:2011-06-16

    申请号:US12638345

    申请日:2009-12-15

    Abstract: Monitoring performance of one or more architecturally significant processor caches coupled to a processor. The methods include executing an application on one or more processors coupled to one or more architecturally significant processor caches, where the application utilizes the architecturally significant portions of the architecturally significant processor caches. The methods further include at least one of generating metrics related to performance of the architecturally significant processor caches; implementing one or more debug exceptions related to performance of the architecturally significant processor caches; or implementing one or more transactional breakpoints related to performance of the architecturally significant processor caches as a result of utilizing the architecturally significant portions of the architecturally significant processor caches.

    Abstract translation: 监视耦合到处理器的一个或多个架构上重要的处理器高速缓存的性能。 所述方法包括在耦合到一个或多个架构有意义的处理器高速缓存的一个或多个处理器上执行应用,其中应用利用架构上重要的处理器高速缓存的架构上重要的部分。 所述方法还包括生成与架构上重要的处理器高速缓存的性能有关的度量中的至少一个; 实现与架构上重要的处理器高速缓存的性能相关的一个或多个调试异常; 或者通过利用架构上重要的处理器高速缓存的架构上重要的部分来实现与架构上重要的处理器高速缓存的性能相关的一个或多个事务性断点。

    OBTAINING APPLICATION PERFORMANCE DATA FOR DIFFERENT PERFORMANCE EVENTS VIA A UNIFIED CHANNEL
    78.
    发明申请
    OBTAINING APPLICATION PERFORMANCE DATA FOR DIFFERENT PERFORMANCE EVENTS VIA A UNIFIED CHANNEL 有权
    通过统一通道获取不同性能事件的应用性能数据

    公开(公告)号:US20110138389A1

    公开(公告)日:2011-06-09

    申请号:US12631679

    申请日:2009-12-04

    Abstract: A system for obtaining performance data for different performance events includes a first application monitoring performance of a second application executing on a computing system. The first application identifies the type of event to be measured with respect to the second application, issues a first system call identifying the type of event, receives an identifier corresponding to the event type, and causes the second application to begin execution. After the execution of the second application is completed, the first application issues a second system call including the identifier corresponding to the event type, and receives a value of a hardware counter corresponding to the event type from an operating system.

    Abstract translation: 用于获取用于不同性能事件的性能数据的系统包括第一应用监视在计算系统上执行的第二应用的性能。 第一应用程序识别关于第二应用程序要测量的事件的类型,发出标识事件类型的第一系统调用,接收对应于事件类型的标识符,并使第二应用程序开始执行。 在完成第二应用程序的执行之后,第一应用程序发出包括与事件类型对应的标识符的第二系统调用,并从操作系统接收对应于事件类型的硬件计数器的值。

    Storage device and performance measurement method for the same
    79.
    发明授权
    Storage device and performance measurement method for the same 有权
    存储设备和性能测量方法相同

    公开(公告)号:US07954013B2

    公开(公告)日:2011-05-31

    申请号:US12232219

    申请日:2008-09-12

    CPC classification number: G06F11/3485 G06F11/3409 G06F2201/88 G06F2201/885

    Abstract: A storage system including a maintenance terminal, at least one disk drive, and a plurality of volumes that are provided by the at least one disk drive, and each store therein data written by the plurality of host devices. In this storage system, the maintenance terminal sets information for use to measure the performance of the storage device, and the storage device acquires the set information, measures the performance of the storage device with respect to the data stored in the plurality of volumes based on the information, and transmits, to the maintenance terminal, performance information about the performance being a measurement result. The storage system as such can collect information about the performance of a storage device that is not measurable from the side of the host devices, and a method for collecting such performance information can be provided.

    Abstract translation: 一种包括维护终端,至少一个磁盘驱动器和由所述至少一个磁盘驱动器提供的多个卷的存储系统,并且每个都存储由所述多个主机设备写入的数据。 在该存储系统中,维护终端设定用于测量存储装置的性能的信息,并且存储装置获取所设置的信息,根据存储装置的存储在多个卷中的数据,基于 信息,并向维护终端发送关于作为测量结果的性能的性能信息。 存储系统本身可以收集关于从主机设备侧不能测量的存储设备的性能的信息,并且可以提供用于收集这样的性能信息的方法。

    PROCESSOR SIMULATION USING INSTRUCTION TRACES OR MARKUPS
    80.
    发明申请
    PROCESSOR SIMULATION USING INSTRUCTION TRACES OR MARKUPS 审中-公开
    处理器模拟使用指令跟踪或标记

    公开(公告)号:US20110119044A1

    公开(公告)日:2011-05-19

    申请号:US12198595

    申请日:2008-08-26

    Abstract: An efficient, cycle-accurate processor execution simulator models a target processor by executing a program execution image comprising instructions having run-time dependencies resolved by execution on an existing processor compatible with the target processor. The instructions may have been executed upon a processor in an I/O environment too complex to model. In one embodiment, the simulator executes instructions that were directly executed on a processor. In another embodiment, a markup engine alters a compiled program image, with reference to instructions executed on a processor, to remove run-time dependencies. The marked up program image is then executed by the simulator. The processor execution simulator includes an update engine operative to cycle-accurately simulate instruction execution, and a communication engine operative to model each communication bus of the target processor.

    Abstract translation: 有效的,循环精确的处理器执行模拟器通过执行程序执行图像来建模目标处理器,该程序执行图像包括具有通过在与目标处理器兼容的现有处理器上的执行而被解决的运行时依赖性的指令 指令可能已经在I / O环境中的处理器上执行过于复杂,无法建模。 在一个实施例中,模拟器执行在处理器上直接执行的指令。 在另一个实施例中,标记引擎参照在处理器上执行的指令来改变已编译的程序图像,以去除运行时依赖性。 标记的程序图像然后由模拟器执行。 处理器执行模拟器包括可操作以循环精确地模拟指令执行的更新引擎和可操作以对目标处理器的每个通信总线进行建模的通信引擎。

Patent Agency Ranking