Method of building a variety of complex high performance IC devices
    1.
    发明授权
    Method of building a variety of complex high performance IC devices 失效
    构建各种复杂高性能IC器件的方法

    公开(公告)号:US4955131A

    公开(公告)日:1990-09-11

    申请号:US358316

    申请日:1989-05-30

    Abstract: A novel packaging system for VLSI circuits allows low-cost construction and maintenance of complex high density high-performance devices with low power requirements. The devices can be individually created by software means from a small selection of standardizable IC chips by disposing a plurality of chips in leadless chip carriers in a mosaic on a substrate, and configuring them by software to selectively communicate with other chips of the mosaic or even to individually change their operating function. The immediate juxtaposition of the chip carriers in the mosaic eliminates transmission line data skew, and also allows considerable savings in chip space and power requirements by dispensing with interconnection drivers, receivers and bonding pads. The chip carrier mosaics may be assembled into modules suitable for plug-in connection to an interconnecting backplane to create even larger devices, and individual modules can be dynamically tested in their high-performance mode by configuring one or more modules as test modules and either plugging them into modules to be tested or making them a permanent part of the device's module array.

    Abstract translation: 用于VLSI电路的新型封装系统允许低成本构建和维护具有低功耗要求的复杂高密度高性能器件。 这些设备可以通过软件方式从小型可标准化的IC芯片中单独创建,通过在基板上的马赛克中的无引线芯片载体中布置多个芯片,并且通过软件来配置它们以选择性地与马赛克的其他芯片进行通信 单独改变其操作功能。 芯片载体在马赛克中的并行排列消除了传输线数据偏移,并且还通过分配互连驱动器,接收器和接合焊盘来大大节省芯片空间和功率需求。 芯片载体马赛克可以组装成适合于插入连接到互连背板的模块,以创建更大的设备,并且可以通过将一个或多个模块配置为测试模块和插件来以高性能模式动态测试各个模块 它们被组合成要测试的模块或使其成为设备模块阵列的永久部分。

Patent Agency Ranking