-
公开(公告)号:US12124365B2
公开(公告)日:2024-10-22
申请号:US17420210
申请日:2021-05-05
Applicant: Micron Technology, Inc.
Inventor: Yanhua Bi
CPC classification number: G06F12/0246 , G06F13/1668 , G06F2212/401 , G06F2212/7201
Abstract: Methods, systems, and devices for data organization for logical to physical table compression are described. The memory system may identify a region that includes one or more logical addresses associated with discontinuous corresponding physical addresses. The memory system may include a plurality of regions of logical addresses and a plurality of memory cells arranged according to a plurality of physical addresses. The memory system may determine a period of inactivity of access operations on the plurality of memory cells and rearrange, during the period of inactivity, information stored within the discontinuous corresponding physical addresses to be within continuous physical addresses of the plurality of physical addresses.
-
公开(公告)号:US20240345947A1
公开(公告)日:2024-10-17
申请号:US18037631
申请日:2022-09-01
Applicant: Micron Technology, Inc.
Inventor: Xiangang Luo , Jianmin Huang , Xiaolai Zhu , Deping He , Kulachet Tanpairoj , Hong Lu , Chun Sum Yeung
IPC: G06F12/02
CPC classification number: G06F12/0246 , G06F2212/7201 , G06F2212/7205
Abstract: A method includes writing, to a first data structure, indices corresponding to address locations of a logical-to-physical (L2P) data structure that maps a plurality of logical block addresses (LBAs) associated with the L2P data structure, initiating performance of a media management operation involving one or more memory blocks in which data associated with the LBAs is written, and refraining from rewriting particular entries in the L2P table that correspond to LBAs whose index in the first data structure is a particular value during performance of the media management operation.
-
公开(公告)号:US20240329885A1
公开(公告)日:2024-10-03
申请号:US18634610
申请日:2024-04-12
Applicant: Micron Technology, Inc.
Inventor: Dmitri A. Yudanov , Shanky Kumar Jain
IPC: G06F3/06 , G06F9/54 , G06F12/02 , G06F12/0802 , G06F12/0873 , G06F12/0875 , G06F12/0893 , G06F12/1045 , G11C7/08 , G11C7/10 , G11C8/08 , G11C11/22 , G11C11/406 , G11C11/4074 , G11C11/408 , G11C11/4091 , G11C11/4096
CPC classification number: G06F3/0659 , G06F3/0604 , G06F3/0673 , G06F9/546 , G06F12/0246 , G06F12/0802 , G06F12/0873 , G06F12/0875 , G06F12/0893 , G06F12/1045 , G11C7/08 , G11C7/1012 , G11C7/1063 , G11C7/109 , G11C8/08 , G11C11/221 , G11C11/2257 , G11C11/2259 , G11C11/2273 , G11C11/2275 , G11C11/2297 , G11C11/406 , G11C11/40603 , G11C11/4074 , G11C11/4085 , G11C11/4091 , G11C11/4096 , G06F2212/60 , G06F2212/608 , G06F2212/72 , G06F2212/7201
Abstract: Methods, systems, and devices related to signal development caching in a memory device are described. In one example, a memory device in accordance with the described techniques may include a memory array, a sense amplifier array, and a signal development cache configured to store signals (e.g., cache signals, signal states) associated with logic states (e.g., memory states) that may be stored at the memory array (e.g., according to various read or write operations). The memory device may also include a controller configured to determine whether data associated with an address of the memory array is stored in one or more cache blocks of the signal development cache. As an example, the memory device may determine whether the data is stored in one or more cache blocks of the signal development cache based on mapping information associated with the address of the memory array.
-
公开(公告)号:US12105633B2
公开(公告)日:2024-10-01
申请号:US18047791
申请日:2022-10-19
Applicant: Shanghai Zhaoxin Semiconductor Co., Ltd.
Inventor: Qunyi Yang , Yang Jiao , Jin Xiang , Tingli Cui , Xinglin Gui
IPC: G06F12/0862 , G06F12/0882
CPC classification number: G06F12/0882 , G06F12/0862 , G06F2212/7201
Abstract: An electronic device is provided. The electronic device includes a memory and an integrated circuit. The integrated circuit includes an address remapping unit. The memory includes multiple memory pages. The integrated circuit converts multiple virtual addresses into multiple physical addresses in sequence. The address remapping unit prefetches a first physical address corresponding to a first virtual address if a second virtual address exceeds a preset offset. The first virtual address is in a different memory page from the second virtual address. The second virtual address is currently processed. The multiple virtual addresses include the first and second virtual addresses.
-
公开(公告)号:US12099449B2
公开(公告)日:2024-09-24
申请号:US18048364
申请日:2022-10-20
Applicant: Micron Technology, Inc.
Inventor: Giuseppe Cariello , Jonathan S. Parry
IPC: G06F12/1009
CPC classification number: G06F12/1009 , G06F2212/651 , G06F2212/7201
Abstract: Methods, systems, and devices for compressed logical-to-physical mapping for sequentially stored data are described. A memory device may use a hierarchical set of logical-to-physical mapping tables for mapping logical block address generated by a host device to physical addresses of the memory device. The memory device may determine whether all of the entries of a terminal logical-to-physical mapping table are consecutive physical addresses. In response to determining that all of the entries contain consecutive physical addresses, the memory device may store a starting physical address of the consecutive physical addresses as an entry in a higher-level table along with a flag indicating that the entry points directly to data in the memory device rather than pointing to a terminal logical-to-physical mapping table. The memory device may, for subsequent reads of data stored in one or more of the consecutive physical addresses, bypass the terminal table to read the data.
-
公开(公告)号:US20240311166A1
公开(公告)日:2024-09-19
申请号:US18538237
申请日:2023-12-13
Applicant: Microsoft Technology Licensing, LLC
Inventor: Bruce J. SHERWIN, JR. , Sai Ganesh RAMACHANDRAN
IPC: G06F9/455 , G06F12/1009 , G06F16/14 , G06F16/17
CPC classification number: G06F9/45545 , G06F9/45558 , G06F12/1009 , G06F16/144 , G06F16/1734 , G06F2009/45575 , G06F2009/45591 , G06F2212/7201
Abstract: Hot restart of a hypervisor by replacing a running first hypervisor by a second hypervisor with minimally perceptible downtime to guest partitions. A first hypervisor is executed on a computing system. The first hypervisor is configured to create one or more guest partitions. During the hot restart, a service partition is generated and initialized with a second hypervisor. At least a portion of runtime state of the first hypervisor is migrated and synchronized to the second hypervisor using inverse hypercalls. After the synchronization, the second hypervisor is devirtualized from the service partition to replace the first hypervisor. Devirtualizing includes transferring control of hardware resources from the first hypervisor to the second hypervisor, using the previously migrated and synchronized runtime state.
-
公开(公告)号:US12079498B2
公开(公告)日:2024-09-03
申请号:US17823968
申请日:2022-09-01
Applicant: PURE STORAGE, INC.
Inventor: Ethan L. Miller , John Colgrove , Christopher Golden , Steve Hodgson , Malcolm Sharpe
IPC: G06F12/00 , G06F3/06 , G06F11/20 , G06F12/02 , G06F12/1009
CPC classification number: G06F3/064 , G06F3/0604 , G06F3/065 , G06F3/0683 , G06F3/0688 , G06F11/2094 , G06F12/0246 , G06F12/1009 , G06F2212/1056 , G06F2212/214 , G06F2212/7201
Abstract: A system, apparatus, and product for allowing access to a partially replicated dataset, including: detecting, by a target storage system, that a dataset will be replicated from a source storage system to the target storage system; exposing, by the target storage system, the dataset for user operations prior to receiving the entire dataset; receiving, by the target storage system, a request to read a portion of the dataset that has not been received by the target storage system; and retrieving, by the target storage system, the portion of the dataset.
-
公开(公告)号:US20240281370A1
公开(公告)日:2024-08-22
申请号:US18581505
申请日:2024-02-20
Applicant: Kioxia Corporation
Inventor: Hirotsugu KAJIHARA , Yu NAKANISHI , Kohei OIKAWA , Kazuhiro HIWADA
IPC: G06F12/02
CPC classification number: G06F12/0246 , G06F2212/7201 , G06F2212/7205
Abstract: According to one embodiment, a memory system includes: a nonvolatile memory including blocks each of which includes physical memory areas; and a memory controller dividing a logical address space into a plurality of banks and associating a block with each of the plurality of banks. The memory controller is configured to: selectively scan a portion related to a first bank among the plurality of banks in a table in which a physical address corresponding to a physical memory area in which valid data is stored is mapped on the logical address space; detect a first physical address corresponding to a first physical memory area in a first block associated with the first bank as a result of the scan; read first valid data stored in the first block based on the first physical address; and write the first valid data in a second block associated with the first bank.
-
公开(公告)号:US20240281367A1
公开(公告)日:2024-08-22
申请号:US18591942
申请日:2024-02-29
Applicant: Micron Technology, Inc.
Inventor: Giuseppe Cariello
IPC: G06F12/02
CPC classification number: G06F12/0238 , G06F2212/7201
Abstract: Methods, systems, and devices for atomic write operations are described. A host system may receive a sequence of data that includes a first set of data and a second set of data. The host system may determine, based on the sequence of data, a first set of contiguous logical addresses for the first set of data and a second set of contiguous logical address for the second set of data. The host system may then transmit to a memory system a write command that indicates the first set of contiguous logical addresses and the second set of contiguous logical addresses. The first set of contiguous logical addresses may be discontiguous with the second set of contiguous logical addresses.
-
公开(公告)号:US12066949B2
公开(公告)日:2024-08-20
申请号:US17541786
申请日:2021-12-03
Applicant: Micron Technology, Inc.
Inventor: Chung Kuang Chin , Di Hsien Ngu , Horia C. Simionescu
IPC: G06F12/1009
CPC classification number: G06F12/1009 , G06F2212/651 , G06F2212/7201
Abstract: Translated addresses of a memory device can be stored in a first LUT maintained by control circuitry. Untranslated addresses can be stored in a second LUT maintained by the control circuitry. In response to a translation request for a particular translated address of the memory device corresponding to a target untranslated address, an index of the second LUT associated with the target untranslated address can be determined, the index of the second LUT can be mapped to an index of the first LUT, and the particular translated address corresponding to the target untranslated address can be retrieved from the first LUT.
-
-
-
-
-
-
-
-
-