中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

141 records (took 0.026 seconds)

    INVALIDATING STORAGE, CLEARING BUFFER ENTRIES
    1.
    发明申请
    INVALIDATING STORAGE, CLEARING BUFFER ENTRIES 审中-公开
    无效存储，清除缓冲区入口

    公开(公告)号：WO2004099997A9

    公开(公告)日：2005-10-27

    申请号：PCT/GB2004001971

    申请日：2004-05-06

    Applicant: IBM ,  IBM UK ,  SLEGEL TIMOTHY JOHN ,  HELLER LISA ,  PFEFFER ERWIN ,  PLAMBECK KENNETH

    Inventor： SLEGEL TIMOTHY JOHN ,  HELLER LISA ,  PFEFFER ERWIN ,  PLAMBECK KENNETH

    IPC: G06F9/30 ,  G06F9/38 ,  G06F12/08 ,  G06F12/10

    CPC classification number: G06F12/1027 ,  G06F9/30047 ,  G06F9/3824 ,  G06F12/1009 ,  G06F12/1036 ,  G06F12/109

    Abstract: Selected units of storage, such as segments of storage or regions of storage, are invalidated. The invalidation is facilitated by the setting of invalidation indicators located in data structure entries corresponding to the units of storage to be invalidated. Additionally, buffer entries associated with the invalidated units of storage or other chosen units of storage are cleared. An instruction is provided to perform the invalidation and/or clearing. Moreover, buffer entries associated with a particular address space are cleared, without any invalidation. This is also performed by the instruction. The instruction can be implemented in software, hardware, firmware or some combination thereof, or it can be emulated.

    Abstract translation: 所选存储单元（如存储区域或存储区域）无效。 通过设置位于与要被无效的存储单元相对应的数据结构条目中的无效指示符来促进无效。 此外，清除与无效存储单元或其他所选存储单元相关联的缓冲区条目。 提供了执行无效和/或清除的指令。 此外，与特定地址空间相关联的缓冲区条目将被清除，无任何无效。 这也由指令执行。 该指令可以以软件，硬件，固件或其某种组合来实现，或者可以被仿真。

    DYNAMIC ADDRESS TRANSLATION WITH FETCH PROTECTION
    3.
    发明申请
    DYNAMIC ADDRESS TRANSLATION WITH FETCH PROTECTION 审中-公开
    具有保护功能的动态地址转换

    公开(公告)号：WO2009087133A9

    公开(公告)日：2009-09-24

    申请号：PCT/EP2009050050

    申请日：2009-01-05

    Applicant: IBM ,  GREINER DAN ,  GAINEY CHARLES JR ,  HELLER LISA ,  OSISEK DAMIAN ,  PFEFFER ERWIN ,  SLEGEL TIMOTHY ,  WEBB CHARLES

    Inventor： GREINER DAN ,  GAINEY CHARLES JR ,  HELLER LISA ,  OSISEK DAMIAN ,  PFEFFER ERWIN ,  SLEGEL TIMOTHY ,  WEBB CHARLES

    IPC: G06F12/14 ,  G06F12/10

    CPC classification number: G06F12/1027 ,  G06F9/30047 ,  G06F12/0215 ,  G06F12/1009 ,  G06F12/1036 ,  G06F12/145 ,  G06F2212/1052 ,  G06F2212/654 ,  G06F2212/656 ,  G06F2212/68

    Abstract: What is provided is an enhanced dynamic address translation facility. In one embodiment, a virtual address to be translated is first obtained and an initial origin address of a translation table of the hierarchy of translation tables is obtained. Based on the obtained initial origin, a segment table entry is obtained. The segment table entry is configured to contain a format control and access validity fields. If the format control and access validity fields are enabled, the segment table entry further contains an access control field, a fetch protection field, and a segment-frame absolute address. Store operations are permitted only if the access control field matches a program access key provided by any one of a Program Status Word or an operand of a program instruction being executed. Fetch operations are permitted if the program access key associated with the virtual address is equal to the segment access control field.

    Abstract translation: 提供的是增强的动态地址转换设施。 在一个实施例中，首先获得要被翻译的虚拟地址，并且获得翻译表层级的翻译表的初始起始地址。 基于获得的初始起点，获得段表条目。 段表项被配置为包含格式控制和访问有效性字段。 如果启用格式控制和访问有效性字段，则段表条目还包含访问控制字段，提取保护字段和段帧绝对地址。 仅当访问控制字段与程序状态字或正在执行的程序指令的操作数提供的程序访问键匹配时，才允许存储操作。 如果与虚拟地址相关联的程序访问密钥等于段访问控制字段，则允许获取操作。

    SECURE INTERFACE CONTROL HIGH-LEVEL PAGE MANAGEMENT
    6.
    发明专利
    SECURE INTERFACE CONTROL HIGH-LEVEL PAGE MANAGEMENT 未知

    公开(公告)号：SG11202105433TA

    公开(公告)日：2021-06-29

    申请号：SG11202105433T

    申请日：2020-03-06

    Applicant: IBM

    Inventor： SCHWIDEFSKY MARTIN ,  CARSTENS HEIKO ,  BRADBURY JONATHAN ,  HELLER LISA

    IPC: G06F12/14

    Abstract: A method is provided. The method is implemented by a secure interface control of a computer that prevents unauthorized accesses to locations in a memory of the computer. The secure interface control determines that a host absolute page is not previously mapped to a virtual page in accordance with securing the host absolute page and a host virtual page is not already mapped to an absolute page in accordance with securing the host absolute page.

    Secure interface control secure storage hardware tagging
    7.
    发明专利
    Secure interface control secure storage hardware tagging 未知

    公开(公告)号：AU2020233947A1

    公开(公告)日：2021-06-17

    申请号：AU2020233947

    申请日：2020-03-06

    Applicant: IBM

    Inventor： HELLER LISA ,  BUSABA FADI ,  BRADBURY JONATHAN

    IPC: G06F12/14

    Abstract: A method is provided. A secure interface control in communication with an untrusted entity perform the method. In this regard, the secure interface control implements an initialization instruction to set donated storage as secure. The implementing of the initialization instruction is responsive to an instruction call issued from the untrusted entity.

    Inject interrupts and exceptions into secure virtual machine
    8.
    发明专利
    Inject interrupts and exceptions into secure virtual machine 未知

    公开(公告)号：AU2020233907A1

    公开(公告)日：2021-06-17

    申请号：AU2020233907

    申请日：2020-02-27

    Applicant: IBM

    Inventor： IMBRENDA CLAUDIO ,  BUSABA FADI ,  HELLER LISA ,  BRADBURY JONATHAN

    IPC: G06F9/455

    Abstract: According to one or more embodiments of the present invention, a computer implemented method includes initiating, by a non-secure entity that is executing on a host server, a secure entity, the non-secure entity prohibited from directly accessing any data of the secure entity. The method further includes injecting, into the secure entity, an interrupt that is generated by the host server. The injecting includes adding, by the non-secure entity, information about the interrupt into a portion of non-secure storage, which is then associated with the secure entity. The injecting further includes injecting, by a secure interface control of the host server, the interrupt into the secure entity.

    ΑΚΥΡΩΣΗ ΑΠΟΘΗΚΕΥΣΗΣ, ΚΑΘΑΡΙΣΜΟΣ ΚΑΤΑΧΩΡΗΣΕΩΝ ΤΩΝ ΘΕΣΕΩΝ ΠΡΟΣΚΑΙΡΗΣ ΑΠΟΘΗΚΕΥΣΗΣ
    10.
    发明专利
    ΑΚΥΡΩΣΗ ΑΠΟΘΗΚΕΥΣΗΣ, ΚΑΘΑΡΙΣΜΟΣ ΚΑΤΑΧΩΡΗΣΕΩΝ ΤΩΝ ΘΕΣΕΩΝ ΠΡΟΣΚΑΙΡΗΣ ΑΠΟΘΗΚΕΥΣΗΣ 未知

    公开(公告)号：CY1111466T1

    公开(公告)日：2015-08-05

    申请号：CY111100318

    申请日：2011-03-23

    Applicant: IBM

    Inventor： SLEGEL TIMOTHY ,  HELLER LISA ,  PFEFFER ERWIN ,  PLAMBECK KENNETH

    IPC: G06F12/10 ,  G06F9/30 ,  G06F9/312 ,  G06F9/38 ,  G06F12/08

    Abstract: Επιλεγείσεςμονάδεςαποθήκευσης, όπωςτμήματααποθήκευσηςή περιοχέςαποθήκευσης, ακυρώνονται. Ηακύρωσηδιευκολύνεταιμετηρύθμισηδεικτώνακύρωσηςτοποθετημένωνστιςκαταχωρήσειςτηςδομήςδεδομένωνπουαντιστοιχούνστιςμονάδεςαποθήκευσηςπουθαακυρωθούν. Επιπροσθέτως, καταχωρήσειςπρόσκαιρηςαποθήκευσηςή άλλεςεπιλεγόμενεςμονάδεςαποθήκευσηςκαθαρίζονται. Παρέχεταιοδηγίαγιαναδιεξάγεταιη ακύρωσηή/καιο καθαρισμός. Επιπλέον, καταχωρήσειςπρόσκαιρηςαποθήκευσηςπουσυνδυάζονταιμεσυγκεκριμένοχώροδιεύθυνσηςκαθαρίζονταιχωρίςοποιαδήποτεακύρωση. Αυτόεπίσηςδιεξάγεταιμετηνοδηγία. Ηοδηγίαμπορείναπραγματοποιηθείσελογισμικό, σεμηχάνημαυπολογιστή, σεπρογράμματααναχαίτισηςή κάποιοσυνδυασμόαυτώνή μπορείνααντιγράφεται.

Patent Agency Ranking