Abstract:
간단한 공정을 통해 형성될 수 있는 반도체 소자의 배선 및 그 제조 방법에서, 배선은 기판 상에 위치하고 개구부를 포함하는 층간 절연막과, 상기 개구부 내부를 채우고 소오스 가스의 반응을 이용하는 증착 공정에 의해 형성된 제1 텅스텐으로 이루어지는 콘택 플러그와, 상기 소오스 가스의 반응을 이용하는 증착 공정에 의해 형성된 제1 텅스텐 및 물리기상증착 공정에 의해 형성된 제2 텅스텐이 적층된 형상을 갖고, 상기 콘택 플러그의 상부면과 접촉하는 도전성 패턴을 포함한다. 상기 배선을 형성할 때 평탄화 공정이 요구되지 않는다. 또한, 상기 도전성 패턴의 표면 모폴로지 특성이 우수하다.
Abstract:
PURPOSE: A metal silicide layer formation method of a semiconductor device with chemical dry etching and a just dry etching is provided to prevent the distribution poor with a center value of a gate resistance upturned by preventing excessive etching in an oxide recess. CONSTITUTION: A gate structure(120) of line and space form is formed on a semiconductor substrate(100). An oxide film(130) is added in a front side of the semiconductor substrate with a gate structure formed. A stopping layer(140) is added in the front side of the oxide film to a blanket mode. An inter-layer insulating film is added in the front side of the stopper film. The insulating layer is ground to the surface of the stopper film.
Abstract:
기재된다양한실시예들은오디오출력에관한것으로, 음원신호를복호하는디코더의출력을확인하는과정, 상기디코더의출력값에대응하여스피커에공급되는기준신호의생성여부를제어하는제어과정을포함하는오디오출력제어방법및 이를지원하는전자장치를포함할수 있다. 여기서본 발명이상술한내용에한정되는것은아니며, 발명의상세한설명에기재된다양한실시예들로서이해되어야할 것이다.
Abstract:
A wire of a semiconductor device and a method for forming the same are provided to reduce a bridge defect between neighboring conductive patterns and a disconnection of the conductive pattern by improving surface morphology characteristic of the conductive pattern. An interlayer dielectric(102) is located on a substrate(100) and includes an opening(104). A contact plug(108a) is gap-filled in the opening. The contact plug is made of a first tungsten(112) formed by a deposition process using a reaction of source gas. A conductive pattern(116) is contacted to an upper surface of the contact plug. The conductive pattern is a laminated shape of the first tungsten and a second tungsten(114) formed by a PVD(Physical Vapor Deposition) process. The deposition process for forming the first tungsten includes CVD(Chemical Vapor Deposition) and ALD(Atomic Layer Deposition). A thickness of the first tungsten included in the conductive pattern is 100 to 500 Å.