DAMASCENE PROCESS FOR USE IN FABRICATING SEMICONDUCTOR STRUCTURES HAVING MICRO/NANO GAPS
    332.
    发明申请
    DAMASCENE PROCESS FOR USE IN FABRICATING SEMICONDUCTOR STRUCTURES HAVING MICRO/NANO GAPS 有权
    用于制造具有微米/纳米GAPS的半导体结构的大分子方法

    公开(公告)号:US20120171798A1

    公开(公告)日:2012-07-05

    申请号:US11737545

    申请日:2007-04-19

    Abstract: In fabricating a microelectromechanical structure (MEMS), a method of forming a narrow gap in the MEMS includes a) depositing a layer of sacrificial material on the surface of a supporting substrate, b) photoresist masking and at least partially etching the sacrificial material to form at least one blade of sacrificial material, c) depositing a structural layer over the sacrificial layer, and d) removing the sacrificial layer including the blade of the sacrificial material with a narrow gap remaining in the structural layer where the blade of sacrificial material was removed.

    Abstract translation: 在制造微机电结构(MEMS)中,在MEMS中形成窄间隙的方法包括:a)在支撑衬底的表面上沉积牺牲材料层,b)光致抗蚀剂掩模并且至少部分蚀刻牺牲材料以形成 至少一个牺牲材料刀片,c)在所述牺牲层上沉积结构层,以及d)去除包括所述牺牲材料刀片的所述牺牲层,其中所述牺牲材料刀片被去除的所述结构层中残留有窄间隙 。

    METHOD FOR FORMING A MULTILAYER STRUCTURE
    333.
    发明申请
    METHOD FOR FORMING A MULTILAYER STRUCTURE 有权
    形成多层结构的方法

    公开(公告)号:US20120115311A1

    公开(公告)日:2012-05-10

    申请号:US13293652

    申请日:2011-11-10

    CPC classification number: H01L21/306 B81C1/0038 B81C2201/0109 B81C2201/0115

    Abstract: The method for forming a multilayer structure on a substrate comprises providing a stack successively comprising an electron hole blocking layer, a first layer made from N-doped semiconductor material having a dopant concentration greater than or equal to 1018 atoms/cm3or P-doped semiconductor material, and a second layer made from semiconductor material of different nature. A lateral electric contact pad is made between the first layer and the substrate, and the material of the first layer is subjected to anodic treatment in an electrolyte.

    Abstract translation: 在衬底上形成多层结构的方法包括提供连续包含电子空穴阻挡层的叠层,由具有大于或等于1018原子/ cm 3的掺杂浓度的N掺杂半导体材料或P掺杂半导体材料制成的第一层 ,以及由不同性质的半导体材料制成的第二层。 在第一层和衬底之间形成横向电接触垫,并且在电解质中对第一层的材料进行阳极处理。

    SACRAFICIAL LAYERS MADE FROM AEROGEL FOR MICROELECTROMECHANICAL SYSTEMS (MEMS) DEVICE FABRIACTION PROCESSES
    334.
    发明申请
    SACRAFICIAL LAYERS MADE FROM AEROGEL FOR MICROELECTROMECHANICAL SYSTEMS (MEMS) DEVICE FABRIACTION PROCESSES 有权
    用于微电子机电系统(MEMS)器件制造工艺的空气玻璃制成的薄膜层

    公开(公告)号:US20120115269A1

    公开(公告)日:2012-05-10

    申请号:US12940348

    申请日:2010-11-05

    Applicant: James F. Detry

    Inventor: James F. Detry

    Abstract: Systems and methods for processing sacrificial layers in MEMS device fabrication are provided. In one embodiment, a method comprises: applying a patterned layer of Aerogel material onto a substrate to form an Aerogel sacrificial layer; applying at least one non-sacrificial silicon layer over the Aerogel sacrificial layer, wherein the non-sacrificial silicon layer is coupled to the substrate through one or more gaps provided in the patterned layer of Aerogel material; and removing the Aerogel sacrificial layer by exposing the Aerogel sacrificial layer to a removal liquid.

    Abstract translation: 提供了用于在MEMS器件制造中处理牺牲层的系统和方法。 在一个实施例中,一种方法包括:将图案化的气凝胶材料层施加到基底上以形成气凝胶牺牲层; 在所述气凝胶牺牲层上施加至少一个非牺牲硅层,其中所述非牺牲硅层通过设置在所述图案化的气凝胶材料层中的一个或多个间隙而耦合到所述衬底; 并通过将气凝胶牺牲层暴露于去除液体来除去气凝胶牺牲层。

    PROCESS FOR MANUFACTURING MEMS DEVICES HAVING BURIED CAVITIES AND MEMS DEVICE OBTAINED THEREBY
    337.
    发明申请
    PROCESS FOR MANUFACTURING MEMS DEVICES HAVING BURIED CAVITIES AND MEMS DEVICE OBTAINED THEREBY 有权
    制造具有BURIED CAVIITY的MEMS器件和获得的MEMS器件的工艺

    公开(公告)号:US20110031567A1

    公开(公告)日:2011-02-10

    申请号:US12850548

    申请日:2010-08-04

    Abstract: A process for manufacturing a MEMS device, wherein a bottom silicon region is formed on a substrate and on an insulating layer; a sacrificial region of dielectric is formed on the bottom region; a membrane region, of semiconductor material, is epitaxially grown on the sacrificial region; the membrane region is dug down to the sacrificial region so as to form through apertures; the side wall and the bottom of the apertures are completely coated in a conformal way with a porous material layer; at least one portion of the sacrificial region is selectively removed through the porous material layer and forms a cavity; and the apertures are filled with filling material so as to form a monolithic membrane suspended above the cavity.

    Abstract translation: 一种用于制造MEMS器件的方法,其中底部硅区域形成在衬底上和绝缘层上; 电介质的牺牲区形成在底部区域上; 半导体材料的膜区域在牺牲区域上外延生长; 将膜区域向下挖到牺牲区域以形成通孔; 孔的侧壁和底部以保形方式完全涂覆有多孔材料层; 牺牲区域的至少一部分被选择性地通过多孔材料层去除并形成空腔; 并且孔填充有填充材料,以便形成悬浮在空腔上方的整体膜。

    MEMS process and device
    338.
    发明授权
    MEMS process and device 有权
    MEMS工艺和器件

    公开(公告)号:US07856804B2

    公开(公告)日:2010-12-28

    申请号:US12719999

    申请日:2010-03-09

    Abstract: A MEMS device comprising a flexible membrane that is free to move in response to pressure differences generated by sound waves. A first electrode mechanically coupled to the flexible membrane, and together form a first capacitive plate. A second electrode mechanically coupled to a generally rigid structural layer or back-plate, which together form a second capacitive plate. A back-volume is provided below the membrane. A first cavity located directly below the membrane. Interposed between the first and second electrodes is a second cavity. A plurality of bleed holes connected the first cavity and the second cavity. Acoustic holes are arranged in the back-plate so as to allow free movement of air molecules, such that the sound waves can enter the second cavity. The first and second cavities in association with the back-volume allow the membrane to move in response to the sound waves entering via the acoustic holes in the back-plate.

    Abstract translation: 包括柔性膜的MEMS器件,其可响应于由声波产生的压力差而自由移动。 机械地耦合到柔性膜的第一电极,并且一起形成第一电容板。 机械耦合到大致刚性的结构层或背板的第二电极,它们一起形成第二电容板。 在膜的下方提供背部体积。 位于膜下方的第一腔。 介于第一和第二电极之间的是第二腔。 多个排放孔连接第一腔和第二腔。 声孔布置在背板中,以便允许空气分子的自由移动,使得声波可以进入第二腔。 与背容积相关联的第一和第二空腔允许膜响应于通过背板中的声孔进入的声波而移动。

    Multi-Sacrificial Layer and Method
    340.
    发明申请
    Multi-Sacrificial Layer and Method 有权
    多牺牲层和方法

    公开(公告)号:US20100240215A1

    公开(公告)日:2010-09-23

    申请号:US12686878

    申请日:2010-01-13

    Abstract: MEMS devices and methods for utilizing sacrificial layers are provided. An embodiment comprises forming a first sacrificial layer and a second sacrificial layer over a substrate, wherein the second sacrificial layer acts as an adhesion layer. Once formed, the first sacrificial layer and the second sacrificial layer are patterned such that the second sacrificial layer is undercut to form a step between the first sacrificial layer and the second sacrificial layer. A top capacitor electrode is formed over the second sacrificial layer, and the first sacrificial layer and the second sacrificial layer are removed in order to free the top capacitor electrode.

    Abstract translation: 提供了用于利用牺牲层的MEMS器件和方法。 一个实施例包括在衬底上形成第一牺牲层和第二牺牲层,其中第二牺牲层用作粘附层。 一旦形成,第一牺牲层和第二牺牲层被图案化,使得第二牺牲层被底切以在第一牺牲层和第二牺牲层之间形成台阶。 在第二牺牲层上形成顶部电容器电极,并且去除第一牺牲层和第二牺牲层以便释放顶部电容器电极。

Patent Agency Ranking