Abstract:
반도체메모리장치의데이터출력버퍼는구동부및 제어부를포함한다. 구동부는외부핀에연결되고, 외부핀에연결된전송선에드라이버저항을제공하면서전송선을통하여외부로독출데이터를출력하는드라이버동작또는전송선에종단저항을제공하는터미네이션동작을선택적으로수행한다. 제어부는구동부에연결되고, 제1 동작모드에서외부핀의전압에기초하여드라이버저항및 종단저항의저항값을결정하고, 제2 동작모드에서구동부가드라이버동작또는터미네이션동작을선택적으로수행하도록제어한다. 데이터출력버퍼는드라이버저항또는종단저항을외부핀에연결된전송선의임피던스와정확하게매칭시킬수 있다.
Abstract:
Disclosed are an on-die termination circuit which changes an offset code of a ZQ calibration circuit in response to a ZQ calibration result value, and a semiconductor device including the same. The on-die termination (ODT) circuit includes: a calibration unit, an offset-code generating unit, an adder, and an ODT unit. The calibration unit generates a pull-up code and a pull-down code. The offset code generates a pull-up offset code and a pull-down offset code based on a mode-register-set signal, the pull-up code, and the pull-down code. The adder adds the pull-up offset code and the pull-down offset code to the pull-up code and the pull-down code, respectively, and generates a pull-up calibration code and a pull-down calibration code. The ODT unit changes ODT resistance in response to the pull-up calibration code and the pull-down calibration code.
Abstract:
Disclosed are a semiconductor memory device storing memory attribute information, a memory module and a memory system including the semiconductor memory device, and an operation method of the semiconductor memory device. The semiconductor memory device according to an embodiment of the present invention includes: a cell array including multiple areas; a command decoder generating internal commands by decoding commands; and an information storage unit which stores attribute information of at least a partial area in the multiple areas. The attribute information of the areas corresponding to a first row address is provided to outside when a first command and the first row address following the first command are received.